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The semiconductor industry, now entering its seventh decade, continues to innovate and evolve at
a breakneck pace. E. O. Wilson, the famous Harvard biologist who is an expert on ants, estimates
that there are 1017 ants on earth. The semiconductor industry is now shipping 100 transistors per
ant every year [1]. In addition, the pace of growth means we are building more electronics in a year
than existed on January 1st of that year!
Amajor driver for this growth in recent years is the portable consumer electronicsmarket which
includes cell phones, personal digital assistants, and tablets. The focus of this dissertation is cen-
tered on a new thin-film silicon technology on glass introduced by Corning Inc., and targeted to
meet the needs of the portable product display market.
The work presented in this dissertation revolves around a new technology developed by Corn-
ing Inc. known as Silicon on Glass or SiOGwhich permits the transfer of a thin single-crystal silicon
film to a glass substrate. This technology coupled with a low-temperature CMOS process has the
potential to create devices with performance characteristics rivaling those developed using conven-
tional bulk CMOS processes. These higher performing devices permit an increased level of circuit
integration directly on the glass substrate and have the potential to enable new display technologies
such as OLED (Organic Light Emitting Diode).
The SiOG CMOS devices are distinctly different from traditional thin-film, silicon-on-insulator,
and bulk CMOS devices in that they rely on both surface and bulk conduction. Furthermore, their
current-voltage characteristics are heavily influenced by fringing electric fields in the glass substrate.
This dissertation presents an overview of display technology as well as a review of computer-
aided design tools for integrated circuit development with a focus on compact modeling. In addi-
tion, some early work on developing advancedOLED display driver circuits using SiOG technology
is presented.The bulk of this dissertation is focused on the development of compact models which
properly describe the electrical characteristics of SiOG CMOS devices.
For all but the most trivial cases, the set of coupled nonlinear partial differential equations that
describe semiconductor device behavior has not been solved analytically. Even when the semi-
conductor equations that represent current flow, charge distribution, and potential distribution are
decoupled and device-specific simplifications are applied, analytic solutions remain elusive. Two
different methods for developing compact models for the SiOG CMOS devices are presented with
distinctmethods for developing approximate solutions. In addition, amodel for the fringing electric
field is developed using conformal mapping techniques, and its effect on drain current is explored.
Finally, a new technique for solving the nonlinear semiconductor equations is explored. The
application of a new mathematical technique known as the Homotopy Analysis Method (HAM) is
presented as it relates to the general Poisson’s equation for semiconductor devices.
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Qsa Charge associated with silicon-oxide interface
Qsb Charge associated with silicon-glass interface
Rn Rate of electron recombination
Rp Rate of hole recombination
v Empirical parameter related to effective mobility
VT Threshold voltage
Vz Empirical parameter related to effective mobility
VBE Effective body voltage used in fringing field model
Vbi Built-in junction potential
Vch Channel potential
VDE Effective drain voltage used in fringing field model




VGEFF Effective gate to source voltage
VGF Gate to source voltage minus flatband voltage
VGS Gate to source potential
VG Gate potential
VL Potential on left-hand electrode used in fringing field model
VOV Overdrive Voltage
VP Programming Voltage
VR Potential on right-hand electrode used in fringing field model




xglass Glass substrate thickness
xox Gate oxide thickness
xSDE Effective source/drain length used in fringing field model
xSD Source/Drain length used in fringing field model




Mobile telephones, personal navigation systems, and ultra-portable video andmu-
sic players have become an integral part of the modern lifestyle. In recent years,
there has been rapid growth in the mobile device market. To illustrate this trend,


































Figure 1.1: Worldwide mobile phone sales since 1997
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the past twelve years, mobile phone sales have increased ten-fold. In 2009 alone, 1.2
billion cellular telephones were sold worldwide, which is the equivalent of thirty-
one phones being sold every second. Today, most of these portable electronic de-
vices rely on small-format displays for their graphical user interfaces and their abil-
ity to display multimedia content. In addition to being used strictly as an output
device, many displays implement touchscreen technology allowing for both input
and output. The high demand for mobile technology has created fierce competi-
tion in the field and is driving researchers in industry and academia to continu-
ously strive for new low-power, high-resolution, high-contrast ratio, and ultra-thin
display architectures.
Typically, flat panel displays are made up of an m by n grid of pixels. Early
flat panel displays used what is known as passive matrix technology to control the
color level of each pixel. Passive matrix displays are made by employing m row
and n column parallel metal bus-bars extended across the display with the display
medium sandwiched in between. For example, all of the row bus-bars would be
patterned on top of the display medium, while the column bus-bars would be pat-
terned on the bottom. To set the brightness level of a particular pixel, an external
circuit places a voltage on the column and a ground on the row which intersects
the pixel of interest. Since there are no active switching elements, the pixel must
maintain its state until it is refreshed. Although passive matrix displays are simple
and inexpensive, they are plagued by slow response times and cross talk between
pixels [3]. To alleviate the problems associated with the passive matrix scheme,
active matrix addressing was introduced. Active matrix displays are characterized
by the use of active elements, usually thin-film transistors (TFTs), to hold the state
of each pixel on the display while all the other pixels are being updated. The use
of TFTs at the pixel site allow for the row and column lines to be fabricated on one
side of the display, while the other side is made to be a ground plane. The advent
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of active matrix technology was the first time electronics were integrated directly
on a glass substrate.
The integration of electronic components, and in particular the fulfillment of
Moore’s Law [4], has characterized the semiconductor industry for the past half-
century. Moore’s Law states that the number of transistors that can be inexpen-
sively placed on an integrated circuit doubles about every two years. As the size of
individual transistors is rapidly reduced in compliance with Moore’s Law, devices
operate faster and consume less power. The current digital age where powerful
computers and other electronic devices are readily available is a direct result of the
continued scaling of devices. The realization of Moore’s Law has created the abil-
ity to cram larger and larger numbers of transistors into one place, but that place
has been for the most part limited to the surface of single-crystalline silicon chips.
Applications such as flat panel displayswhich require electronic devices to be fabri-
cated on large area or transparent substrates have not seen that level of integration.
Integration of complex electronics on alternative substrates has been limited by
current TFT technologies [5]. The twomost pervasive TFT technologies in use today
are amorphous silicon and low-temperature polycrystalline silicon (LTPS). For over
25 years, amorphous TFT technology has been the dominant thin-film transistor
technology in the display industry. Amorphous devices enabled the rise of the flat
panel display industry, but the performance of these devices is dismal when com-
pared to their traditional monolithic counterparts. The average electron mobility
exhibited by amorphous TFTs is 600 times lower than that of monolithic silicon [6].
More recently, LTPS deviceswere introducedwhich have notably highermobilities,
around one third of monolithic silicon, but suffer from severe non-uniformity due




Typical active matrix displays rely heavily on driver electronics to convert a digital
signal into an image. A high-level diagram of the electronics needed to drive an
active matrix display is depicted in Figure 1.2 (adapted from [8]).
Figure 1.2: Display Driver Electronics
The electronics for a typical display consist of pixel circuits, row drivers, column
drivers, DC to DC converters, and timing controllers. As briefly described above,
active matrix displays are arranged in a row-column format. Both a pixel and a
pixel circuit are located at each intersection of each row and column. The color of
a particular pixel is set by activating the pixel’s row and transmitting data repre-
senting the color to be displayed by the pixel to the pixel circuit via the column line
as an analog current or voltage. The pixel circuit then stores the analog value and
drives the pixel so that it displays the proper color until it is necessary to reprogram
it. The row drivers are used to activate a row of pixels for programming and gener-
ally consist of a series of D-type flip-flops and output buffers. The column drivers
generate an analog signal representing the color to display from a digital word and
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direct it to the proper column. Column drivers are composed of digital to analog
converters (DACS), multiplexers, and buffers. The timing controller receives the
digital signal from the graphics processor and repackages it, retimes it, and sends
it to the column drivers. It also generates the proper timing signals for the rest of
the display and is generally made up of high-speed digital components. The DC-
DC converter takes in a single supply voltage and generates the appropriate voltage
levels to run the display.
To compensate for the poor quality of TFTs, electronic components that make
up modern small-format active matrix displays have classically been fabricated us-
ing a blend of both traditional silicon complementary metal-oxide-semiconductor
(CMOS) chips and TFTs, placed directly on the glass surface. Traditionally, only
pixel circuits were fabricated on the glass surface due to the poor performance of
amorphous silicon TFTs, but more recently a limited number of circuits have been
integrated on the glass surface using LTPS. Only circuits which do not require high
performance or high precision such as row drivers have been integrated on the
glass surface using LTPS devices. Circuitry which requires high-performance or
high-precision devices is fabricated on bulk silicon chips. The traditional silicon
CMOS chips are independently fabricated and then bonded to the glass to realize
an entire display system. An example of a display utilizing this blend of fabrication
processes can be seen in Figure 1.3 [9].
Despite the limited amount of circuit integration on the glass surface today,
there is already a push to integrate a greater number of circuits directly on the glass
surface. The ultimate goal is to integrate all of the electronics required to drive the
display directly on the glass surface, eliminating the need for silicon chips bonded
to the glass. This level of integration is known as system-on-a-panel or SOP. SOP
technology holds the promise of ultimately thin displays.
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Figure 1.3: Example of Chip-on-Glass Technology
1.2 Silicon on Glass
With the realization of SOP in mind and to overcome the problems associated with
current TFT technology, Corning Inc. has developed a new process which enables
the transfer of a single-crystal silicon film to a glass substrate [10]. In addition to
the substrate material, a low-temperature CMOS process is currently being jointly
developed by Corning Inc., Kyung Hee University, and The Rochester Institute of
Technology promising TFT device performance which rivals monolithic CMOS.
The new single crystal substrate together with the CMOS process have been named
Silicon on Glass or SiOG.
1.2.1 Silicon on Glass Substrate
The details of the technology developed by Corning Inc. to transfer single-crystal
silicon to a glass substrate are proprietary, but the basic steps are outlined in Fig-
ure 1.4.
The creation of an SiOG substrate begins with a prime grade bulk silicon wafer.
Hydrogen is implanted into the bulk substrate to aid in the exfoliation of the bulk
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Figure 1.4: Silicon-on-Glass Substrate Creation
silicon wafer later in the process. The silicon wafer and the glass substrate are
cleaned and prebonded together through van der Waals forces. The silicon and
the glass are then anodically bonded through the application of heat and high volt-
age. The bulk silicon wafer is exfoliated from the glass leaving a thin layer of sil-
icon on the glass. The remaining layer of silicon is then further thinned and pol-
ished, resulting in a finished SiOG substrate ready for device formation. A typical
generation-two SiOG substrate created with this process is shown in Figure 1.5.
1.2.2 Silicon on Glass CMOS Process
The low-temperature CMOS fabrication process for SiOG substrates was designed
to be compatible with the glass substrate and the display industry’s semiconductor
manufacturing equipment. The critical difference between the SiOG process and
a traditional CMOS bulk process is that all of the processing steps must remain
under 600◦C, the melting temperature of the glass. Another difference between
SiOG and a traditional process is that SiOG has been designed to minimize the
number of mask layers and process steps to reduce cost and optimize display panel
7
CHAPTER 1. INTRODUCTION
Figure 1.5: Generation Two SiOG Substrate
yield. These design constraints resulted in a single-Fermi-level CMOS technology
leading to devices which operate in a rather unconventional manner. The CMOS
device operation is described in Section 1.2.3, and the steps used to fabricate the
devices will be outlined below. A more complete description of the CMOS process
can be found in [11] [12].
Before processing begins, the SiOG substrate is cleaned in a piranha bath con-
sisting of a 50 : 1 H2O : H2SO4 mix to remove unwanted organic material and metal
contaminates. Lithography is used to define the location of the mesas of thin-film
silicon where each individual transistor will be located. All of the silicon between
the mesas is then etched away using a DC plasma with SF6 chemistry. The SiOG
substrate is then cleaned again, first with the piranha bath then with a 5 : 1 : 1
H2O : H2O2 : HCl bath. The second bath is targeted specifically at metals and other
inorganic material that may be on the surface of the silicon. Next a 50 nm gate ox-
ide is deposited using low pressure chemical vapor deposition (LPCVD). To form
the gates of the transistors, a molybdenum film is deposited over the gate oxide
by RF sputtering. Another lithography step is done to define the location of the
molybdenum gates and interconnect metal. The excess metal is etched away using
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a reactive ion etch, RIE. The use of molybdenum as the gate metal allows for a self-
aligned process as it blocks the source and drain implants from the channel region.
The source and drain regions of the n-type device are implanted with a 4x1015cm−2
dose of phosphorus. The phosphorus amorphizes the silicon, allowing for dopant
activation at low temperatures [13]. Since boron atoms do not have enough mass
to cause significant damage to the silicon lattice, the source and drain regions of
the PFET are pre-amorphized using 19F with a dose of 3x1015cm−2 at 70 keV. Then
11B is implanted with a dose of 4x1015cm−2 at 35 keV. After the formation of the n+
and p+ regions, an LPCVD SiO2 inter-level dielectric, ILD, is deposited, followed
by an anneal at 600oC for two hours in an N2 ambient to help activate the source
and drain as well as improve the insulating characteristics of the ILD. Contact holes
are then patterned and etched followed by aluminum deposition, pattern and etch.
The last step is a fifteen minute sinter at 425 oC in a forming gas (5% H2 in N2). A
pictorial representation of the finished devices is shown in Figure 1.6.





Figure 1.6: SiOG CMOS Devices
1.2.3 Silicon on Glass Device Operation
To better understand the nature of the devices, the operation of the SiOG devices
will be described in a qualitative way below, although it is assumed that the reader
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has some knowledge of semiconductor devices. Examining Figure 1.6, it is seen
that both of the devices are built in a p-type substrate, and the device structures
are exactly the same except for differing source and drain dopant types. The tech-
nology can be described as a single-Fermi-level CMOS process technology in that
the complementary FET devices are fabricated in a thin-film substrate of the same
doping type. To date, all devices have been built in a p-type substrate, but theoreti-
cally, devices built in an n-type film are possible. Since the bodies of the devices are
exactly the same, the response of the mobile carriers in the channel to an applied
gate voltage will be the same in both device. It is the differing source and drain
regions that allow for complementary device operation.
Figure 1.7: Surface Potential Versus Gate Voltage
In its unperturbed natural state, p-type silicon has an equal number of holes
and acceptor ions. The presence of the gate structure in CMOS devices upsets this
natural state. Since the energy levels of the carriers in each material are different,
charge carriers will move from one material to the other. In this system, negative
charges (electrons) leave the molybdenum gate and enter the p-type silicon, while
positive charges (holes) leave the p-type silicon and enter the gate. This movement
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of charge is analogous to a positive voltage source being placed between the gate
and the channel. The voltage difference can be quantified by taking the difference
between the vacuum energy levels, also called work functions, of the metal and
semiconductormaterials. The SiOGCMOSdevices have been carefully designed so
that the movement of charge leaves the silicon film devoid of mobile carriers with
zero volts applied between the gate and the source. In this state, the devices are
said to be depleted or operating in depletion. Because there are no mobile carriers
in the channel, the devices cannot support current conduction and are said to be
operating in the off state. Figure 1.7 is a plot of the top surface potential, ψs, in an
SiOG device versus the applied gate-to-source voltage, VGS . In this first state, VGS
is zero while the surface potential is positive due to the metal-semiconductor work
function difference. The positive surface potential can be thought of as pushing the
native holes out of thin-film region under the gate.
If a small positive voltage is applied between the gate and source, negative elec-
trons will leave the gate and enter the silicon film. Since there are no more positive
holes to neutralize, excess electrons build up in the silicon film. These extra elec-
trons form a layer at the silicon-oxide interface as they are attracted to the positive
gate. There are nowmobile carriers (electrons) in channel, allowing for current con-
duction in the n-type device. This mode of operation is called weak inversion and
corresponds to the gray area to the right of the vertical axis in Figure 1.7. No cur-
rent flows in the p-type device since the layer of electrons in the channel form back
to back p-n junctions (one junction is always reverse biased) with the p+ source
and drain regions. If the gate-to-source voltage is made even more positive, a thick
layer of electrons forms at the surface of the device and a conducting channel is
formed between the source and drain. This region of operation is known as strong
inversion, and a large amount of current can flow in the n-type device. The gate-
to-source voltage at which the device is on the cusp of strong inversion is called the
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threshold voltage, VT (Although more exact definitions for VT exist, this definition
is sufficient for the current discussion) . The p-type device remains off again due to
the reverse biased p-n junctions.
If a small negative voltage is placed between the gate and source of the p-type
device, holes begin to return to the silicon film. In this region of operation, the
small negative applied gate voltage is not enough to overcome the metal semicon-
ductor work function difference, and therefore the surface potential is still positive.
Although the surface potential is still positive, the magnitude of the surface po-
tential is now smaller. The devices are now unable to push all of the holes out of
the silicon film, and the holes return to the device starting from the back surface.
The mobile holes in the channel allow for conduction to occur in the p-type de-
vice. This mode of operation is called weak depletion and corresponds to the gray
region in Figure 1.7 to the left of the vertical axis. No current flows in the n-type
device since the holes in the channel form back-to-back p-n junctions (one junction
is always reverse biased) with the n+ source and drain regions. If the magnitude
of the gate-to-source voltage is to equal the difference between the metal and the
semiconductor work functions, the silicon film is now acting as if it is in an un-
perturbed state. The silicon will now have an equal number of holes and acceptor
ions and the holes will be uniformly distributed throughout the silicon film. Since
these devices do not have a body terminal and any body charging phenomenon is
a third-order effect, the source-to-body voltage is zero. With the source-to-body
voltage equal to zero, the gate-to-source voltage required to reach this state is sim-
ply the flatband voltage, VFB. In this state, current flows throughout the body of
the p-type device and is at the boundary between the weak depletion and accumu-
lation regions. If the applied gate-to-source potential is made even more negative
and the metal-to-semiconductor work function difference is overcome even more
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holes enter the channel. Since the potential between the gate and channel is neg-
ative, holes will be attracted to the gate and a thick layer of holes will form at the
surface. In this state, the p-type device is said to be conducting and is operating in
the strong accumulation region. Current in the p-type device flows at the surface
and in the thin-film of the device.
The n-type device operates in a similar manner to traditional SOI and bulk de-
vices where conduction occurs in an inversion layer at the silicon-oxide interface.
The p-type device is different from traditional devices in that it is operated in ac-
cumulation and conduction occurs both at the surface and in the thin-film of the
device. Although the fully depleted enhancement mode p-channel transistor oper-
ated in accumulation or PACC is not new [14] [15], they have not been studied to
the extent that the classical inversion mode MOS transistor has.
The study and development of SiOG devices and circuits could not be done
without the aid of computers. The complexity ofmodern circuits can be staggering,
and engineers must rely on computers for the rapid simulation of semiconductor
devices and the integrated circuits of which they are a part. The bulk of this disser-
tation is dedicated to one aspect of computer simulation, compact devicemodeling.
The use of computer simulation in the design of integrated circuits is described in
the next section, highlighting the role and importance of compact device modeling.
1.3 Simulation of Integrated Circuits
Compute-aided simulation and modeling have become a crucial part of the inte-
grated circuit development cycle. Figure 1.8, adapted from [16], shows each dis-
tinct area of simulation and also highlights the feedback between them. During
the feedback process, knowledge gained through one step is used to optimize the
system as a whole, leading to higher quality products while minimizing design
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time. Each block in Figure 1.8 will be described below.
Figure 1.8: Computer Simulation of Integrated Circuit Fabrication
Process simulation is used by device physicists and processing engineers to pre-
dict the outcome of the various physical and chemical processes required to create
an integrated circuit. Typical processes that would bemodeled include ion implan-
tation, annealing (diffusion and dopant activation), etching, deposition, oxidation,
and epitaxy. The simulation of these processes is done in a serial fashion, using the
result of one process as the starting point for the next. In this way, one can simulate
the entire fabrication of a device. These processes are often modeled by compli-
cated partial differential equations such as Fick’s diffusion laws. Since closed-form
solutions to these equations are not easily obtainable, numerical techniques such
as finite difference, finite element, and Monte Carlo methods are used to solve the
equations. The result of process simulation is a file containing a one-dimensional,
two-dimensional or three-dimensional representation of a semiconductor device
which can be fed into the device simulator. Some commonly used process simula-
tion tools include Stanford University Process Modeling (SUPREM) and Silvaco’s
Athena.
The device simulator either takes the structure created from the process simula-
tion or a simplified version of it and rigorously analyzes the response of the struc-
ture to applied electric potentials. Device simulators solve the fundamental equa-
tions describing the electrical and thermal behavior of semiconductors in two or
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three dimensions. These equations are coupled nonlinear partial differential equa-
tions which must be solved numerically [17, pp 513-514]. These device simulations
can be highly accurate, but the accuracy comes at the cost of computation time.
Modern device simulators include GNU Archimedes, Synopsis’s Taurus Medici,
and Silvaco’s Atlas.
Circuits are built from individual devices to form complicated electrical sys-
tems. Modern circuits can contain thousands or even billions of elements. Cir-
cuit simulation programs rely on iterative numerical techniques such as Newton’s
method to solve Kirchhoff’s circuit laws for node voltages and branch currents.
Thus computation time for each element must be kept to a minimum. It is for this
reason that circuit simulators cannot use the same approach to modeling semicon-
ductor devices as the device simulator. Compact models which describe the be-
havior of the device in a succinct, computationally-efficient form are used instead.
Although the term compactmodel is not rigidly defined, the spirit of compactmod-
eling was best described by Gildenblat when he wrote, “Models of circuit elements
which are sufficiently simple to be incorporated in circuit simulators and are suffi-
ciently accurate tomake the outcome useful to circuit designers are called compact.
The conflicting objectives ofmodel simplicity and accuracymake the compactmod-
eling field an exciting and challenging research area for device physicists, electronic
engineers and applied mathematicians.” [18] The focus of this work is on compact
modeling, and therefore it will be described in detail in the following section. Cir-
cuit simulation programs include SPICE (Simulation Programwith Integrated Cir-
cuit Emphasis), Cadence Spectre, and Silvaco’s SmartSpice. All of those simulators
use standard compactmodels such as BSIM (Berkeley Short-channel IGFETModel),
and the PSP Model.
Today’s products rarely consist of a single integrated circuit. Often times they
are coupled together with many other integrated circuits, mechanical and optical
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devices. Systems simulation is a set of techniques for using computers to simulate
the interactions between all of these components. Often, multi-purpose packages
such as Matlab or Simulink are used for this purpose.
1.4 Compact MOSFET Modeling
As brieflymentioned in the previous section, the electrical behavior of semiconduc-
tor devices is described by a set of coupled nonlinear partial differential equations
(PDEs). Specifically, the equations are Poisson’s equation
∇2ψ = −q
εs
(p− n+ND −NA) (1.1)
and the current continuity equations for carrier distribution
∂n
∂t
= ∇ · Jn +Gn −Rn (1.2)
∂p
∂t
= −∇ · Jp +Gp −Rp (1.3)
where
Jn = qµnnE + qDn∇n (1.4)
Jp = qµppE − qDp∇p (1.5)
representing the electron and hole current density, respectively. In equation (1.1),
ψ is the electric potential, q is the charge of an electron, εs is the permittivity of
silicon, p is the hole concentration, n is the electron concentration, ND is the donor
concentration, and NA is the acceptor concentation. In equations (1.2) and (1.3), Jn
and Jp are the electron and hole current densities. Gn and Gp are the electron and
hole generation rates, andRn andRp are the electron and hole recombination rates.
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In equations (1.4) and (1.5) µn and µp are the electron and hole mobilities. Dn and
Dp are the electron and hole diffusivities, and E is the electric field.
For all but the most trivial cases, these equation have no closed-form solution.
General purpose semiconductor device simulators solve the set of coupled non-
linear PDEs using numerical methods. Most semiconductor devices can be sim-
ulated with reasonable accuracy using these methods, at the cost of computation
time. Since the governing equations do not lend themselves to closed-form com-
putationally efficient solutions, compact models must be developed using device-
specific simplifications at the cost of generality.
1.4.1 Compact Modeling History
In the early days of semiconductors, high-speed digital computers were not readily
available. Numerical solutions to the governing semiconductor equations were too
costly computationally. It was in this climate that the start of compact Field Effect
Transistor (FET) modeling began. In 1952 Shockley introduced an important sim-
plification to the complex semiconductor equations known as the Gradual Channel
Approximation (GCA) [19]. Under this approximation, the rate of change of the ver-
tical electric field (from gate to substrate) is considered to be much greater than the
rate of change of the lateral field set up by the source and drain. Applying this sim-
plification leads to the decoupling of the x and y dimensions, breaking the problem
up into two 1-D problems. The first equation is the 1-D Poisson’s equation which
governs the number of carriers in the channel and the second equation describes
how the carriers flow from the source to the drain. The complete theory based on
the GCA for MOSFETS was developed by H.C. Pao and C.T. Sah in 1966 [20]. The
Pao-Sah model shown below in (1.6) and (1.7) is recognized as a benchmark for
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In (1.7), W is the width of the transistor, L is the length of the transistor, Vs is the
source voltage, VD is the drain voltage,Q is the integrated mobile charge, and Vch is
the channel potential. The Pao-Sah model considers both drift and diffusion as car-
rier transport mechanisms. It is based on the total mobile charge Q by integrating
themobile carrier concentration fromgate to substratewith the only approximation
being the GCA.
Despite the major simplifications introduced by the GCA, users of the Pao-Sah
model generally must solve for Q numerically, reducing its utility as a compact
model. To reduce the amount of computation required by the Pao-Sah model, J.R
Brews introduced the charge sheet model in 1972 [21]. The charge sheet model fur-
ther reduced the complexity of the computation by introducing the following ap-
proximations: The inversion charge in the channel is located in an infinitesimally
thin layer at the Si− SiO2 interface and to estimate the bulk charge under the in-
version layer, the depletion approximation is valid. The depletion approximation
states that the carrier concentrations n and pwill be negligible in comparison to the
impurity concentration in depleted regions of the device. Because of its simplicity,
the charge sheetmodel used in conjunctionwith the GCA form a common platform
for all compact models currently available for use as shown in Figure 1.9.
Compact models are classified by the variables that make up the expression for
current. For example, the expression for drain current in surface-potential-based












Figure 1.9: Compact Modeling Breakdown
charge-based model the current expression is a function of the total integrated mo-
bile charge at the source and drain.
1.4.2 Characteristics of a Good Compact Model
The elements of a good compact model have been covered extensively in the liter-
ature [22] [23] [17], but will be summarized for the reader below.
Obviously, reasonable accuracy in current-voltage and capacitance-voltage char-
acteristics are important, but other requirementsmust be imposed for proper circuit
simulation. As stated above, modern circuits can contain thousands of elements,
and circuit simulation programs use iterative techniques like Newton’s method to
solve for node voltages and branch currents. Thus, the computation time for each
element must be kept to a minimum. The use of Newton’s method demands that
the model expressions be continuous and continuous in the first derivative for the
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system to converge. Today both accuracy and continuity are desired in all deriva-
tives to accurately predict nuances in I-V characteristics and to make use of ad-
vanced numerical techniques. Functions which satisfy this constraint are called
C-∞ functions. In addition, the model formulation and parameters should be as
physical as possible, and the model should exhibit physically realizable behavior.
Models should strive to properly predict the behavior of the device over tempera-
ture and geometry. The model should not cause numerical problems for the simu-
lator outside of the normal operating range.
Development of a compact model that meets all of these criteria is a difficult
challenge. Even industry standardmodels such as BSIM and PSP do not completely
satisfy all of these criteria and there is always an ongoing effort in industry and
academia to improve the current compact models.
1.5 The Need for Compact SiOG Device Models
Wanting to demonstrate the superior performance of SiOG, Corning became in-
terested in developing advanced circuit architectures using SiOG for system-on-a-
panel or SOP displays. To study the use of SiOG for SOP displays, Corning part-
nered with the Analog Devices Integrated Microsystems Laboratory (ADIML) at
RIT. Initially the ADIML focused on developing the circuit elements necessary for
creating a complete SOP active matrix liquid crystal display (AMLCD), but soon
decided to work on the newer active matrix organic light emitting diode displays
(AMOLED) since properly driving AMOLEDdisplays begs for the higher perform-
ing SiOG devices. The work presented in this dissertation began under a partner-
shipwith Corning to study the use of SiOG for SOP applications. Some of this early
work on SOP circuits is presented in Chapter 2.
Before the design community, or even students in the ADIML, would be able to
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design the circuit blocks needed to realize an SOP display in SiOG, compact device
models of the SiOG transistors were needed for circuit simulation.
Initially models from the AMI 0.5 µm process were used until measured data
from SiOG devices became available. As measured data arrived from the fabrica-
tion group, the AMI 0.5 µm models were no longer used. Instead, a SPICE level
3 model was used with the model parameters chosen to best match the measured
data. The SPICEmodel was initially a good choice since the parameter count is low,
and the parameter extraction techniques are straight forward. For a particular de-
vice geometry, parameters could be extractedwhich allowed for a fairly accurate de-
scription of the on-state characteristics of the SiOG devices. Despite its ease of use,
the SPICE model had many issues when applied to SiOG. The SPICE level 3 model
is unable to capture subthreshold and leakage behavior, the capacitance character-
istics are not accurately reproduced, the parameters had little physical meaning,
and the model did not scale properly with geometry.
The need for new device models to replace the inadequate SPICE 3 models
was apparent. Initially it was thought that the SiOG devices would resemble SOI
(Silicon-on-Insulator) devices in both physics and operation, but the SiOG devices
were unique. Models such as BSIM-SOI and PSP-SOI were not adequate to cap-
ture the physics of the SiOG devices. All commercial and downloadable compact
models are based on Brew’s charge sheet approximation which does not accurately
describe the surface and bulk conduction inherent to the p-type device operated in
accumulation. In addition, the available models did not account for effects caused
by the glass substrate.
Although there is currently no ready-to-use model for the PACC device, some
work is available in the literature. Previously, the behavior of PACCs has been ap-
proximated by a surface channel in parallel with a JFET bulk channel [24]. Al-
though it provides insight into the device operation, this model is not continuous
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and does not accurately predict the drain current in the low current depletion re-
gion. Iniguez et al. [25] and Su andKuo [26]modeled the PACCdevice in all regions
of operation, but the resulting models rely on complicated regional partitioning
schemes. The low current region has been modeled before [27] [28], however the
models do not explicitly show the relationship between film thickness and doping
levels on drain current. Analytical models for the intrinsic thin-film case do not
accurately predict the effects of dopants on PACC devices [29] [30]. Liu et al. [31]
introduced a non-charge-sheet model for the doped symmetric double gate MOS-
FETs which utilized the fixed-point method to develop an approximate solution to
Poisson’s equation. Their solution to Poisson’s equation is able to handle both in-
version and accumulation regions, but the complete model (drain current) has not
yet been extended to accumulation devices. In addition, Liu’s model is developed
strictly using the zero-field boundary condition at the center of the device which is
not valid for PACC devices with fixed charge at the silicon-glass interface.
The modeling of the PACC device was sufficiently new and interesting enough
to become the bulk of this work.
1.6 Dissertation Overview
The organization of the rest of this dissertation is as follows: Chapter 2 describes
some of the initial work done on SiOG Circuit development. Chapters 3 and 4 de-
scribe compact models developed for the SiOG Accumulation PFET device. Chap-
ter 5 describes the effect of the fringing electric field on SiOG device characteris-
tics. Chapter 6 focuses on the application of a new mathematical technique, the
Homotopy Analysis Method, to the Poisson’s equation for semiconductor devices.




As stated in Chapter 1, the work presented in this dissertation began as part of an
effort to study the use of SiOG for system-on-a-panel (SOP) applications. Initially
the focus of the research was on developing advanced circuit architectures in SiOG
with the overall goal of developing all of the components necessary to drive small
format AMLCDs (Active Matrix Liquid Crystal Displays). Shortly after beginning
work on liquid crystal based displays, it became apparent that the industry was
moving towards a new type of emissive display, AMOLED (Active Matrix Organic
Light EmittingDiode). OLEDdevices depend on careful control of current to adjust
luminance. Circuit techniques for precise control of current depend on the use of
current mirrors and matched MOSFET devices in terms of their threshold voltage
and intrinsic transconductance. SiOG devices promised to offer better matching
in devices and, hence, more uniform displays. As the need for SiOG device mod-
els became apparent, the focus of this work again shifted, this time from from cir-
cuit design to device modeling. Despite the shift to device modeling, a significant
amount of circuit work was completed. Three different AMOLED driver circuits
have been devised and prototyped. Although the circuit work was not pursued, it
has lead to two patents [32, 33] and is described below.
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2.1 AMOLED Technology
The small format display industry is moving towards AMOLED displays because
of their many excellent attributes. OLEDs are thin, lightweight, low power, and
emissive while providing good contrast, high resolution, broad color gamut, and
wide viewing angle. They have the potential to become the next dominant flat
panel technology [34]. OLEDs have acquired a significant portion of the small for-
mat display market, and are poised to overtake the large format display market in
the coming years [35]. Despite their excellent attributes, OLEDs have been plagued
by poor device stability, short lifetime, poor yield, and low emission efficiency, lim-
iting their adoption. Circuit-based solutions to the problems associated with the
OLED devices have been stifled by the use of amorphous and polysilicon thin-film
transistors which are also plagued by instability and non-uniformity. It is surmised
that SiOGwill overcome the problems associatedwith amorphous and polysilicon-
based TFTs to allow for circuit solutions which enable AMOLED displays.
Figure 2.1: Bottom Emitting OLED Device
OLED devices are made by depositing layers of organic materials between two
electrodes. A simple bottomemissionOLEDstructure is shown in Figure 2.1. OLED
devices consists of an electron injecting cathode, an electron transport layer (ETL),
a light-emitting layer (ELM), a hole transport layer (HTL), and a transparent hole
injecting anode. When a forward bias is applied between the anode and cathode,
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electrons travel from the cathode to the anode, while holes are traveling from the
anode to the cathode. The two charge-carrying species recombine in the ELM and
produce a photon with a wavelength corresponding to the difference in energy be-
tween the ETL and HTL.
Thefirst practicalOLEDdeviceswere developed byC.W. Tang and S.A.VanSlyke [36]
at the Eastman Kodak Research Laboratories in Rochester, NY in the late 1980s.
Earlier attempts to create organic light-emitting devices suffered from unreason-
ably high turn-on voltages. These early devices were built by sandwiching a single
organic material between two carrier injecting materials. Tang and VanSlyke’s de-
vice was different in that it consisted of a double layer of organic thin films where
one layer was only capable of monopolar transport. In addition to the double layer
of organics, the use of a low-work-function alloy for efficient electron injection was
introduced.
Two other interesting observationswere noted in the original paper by Tang and
VanSlyke. The first one is that the light output from the device is linearly propor-
tional to the current input. The second observation was that the devices degraded
quickly. In order to maintain a constant current through the device, the voltage
across the OLED needed to be increased from 7 V to 14 V in the one hundred hour
test. Through the use of new materials, the efficiency and lifetime of OLED de-
vices has been steadily increasing since the original work by Tang and VanSlyke
was published. Voltage shifts for modern OLED structures is now less than 0.3
mV/hr [37].
There is still no industry standard for OLED materials or structure. Depending
on the order of thematerials composing theOLED, a devicemay be either classified
as either a top-side or a bottom-side emitting structure. Bottom-side emission dis-
plays are easier to manufacture, but the light output must shine through the same
glass on which the display electronics are built, reducing the aperture ratio of the
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display. The industry is moving toward top-side emission displays which can use
the entire pixel area for emission and allow for complex circuitry underneath.
Additional organic layers can be added in tandem formingmultiple-stackOLED
devices [37] which offer an increase in luminance efficiency, improved color gamut,
and extended OLED lifetime. The current-voltage characteristic of a double stack
Figure 2.2: OLED IV Characteristics
OLED resembles that of a semiconductor diode as shown in Figure 2.2. The thresh-
old voltage to stimulate emission is roughly 2 V for each organic stack in the OLED
device. OLED luminance is very linear with applied forward current density over
a range of four decades with an operational upper limit of 100 mA/cm2 as shown
in Figure 2.3.
2.2 Driving OLED Displays
As previously mentioned, the single OLED pixel can be viewed as a circuit element
that resembles a silicon diode in its current voltage behavior and the luminescence
of an OLED varies linearly with current. As the OLED ages, the voltage across the
OLEDneeded to achieve a specific currentwill shift, but the luminescence is always
directly proportional to current density.
26
CHAPTER 2. SYSTEM-ON-A-PANEL CIRCUITS
Figure 2.3: OLED Luminance vs. Current Density (Data provided by Kodak)
The work in this chapter is aimed at improving small-format OLED displays
with minimum display resolutions of 320 X 240 tri-color pixels which corresponds
to QVGA. The active current density range to drive small format display OLED
pixels can be estimated from the area of the OLED pixel and the luminance plot in
Figure 2.3. A typical pixel size is 150 x 50microns. For 10-bit gray scale illumination
a current range of 0-7.5 µA results with a least significant bit of 7.5 nA. Clearly, at
these current drive levels leakage currents must be managed carefully and CMOS
device operation must include the subthreshold/low current region of operation.
Since industry tends to resist change, an effort should be made to keep the display
architecture as similar to AMLCD technology as possible.
The light output of an OLED pixel is always directly proportional to the cur-
rent flowing through the device, and therefore OLEDs must be driven with a good
current source if uniformity is desired. OLED pixel drivers fall into two main
categories, voltage-programmed and current-programmed. Voltage-programmed
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pixel drivers utilize TFTs as transconductors to create voltage-controlled current
sources, while current-programmed pixel drivers use TFTs in the current mirror
configuration to realize current-controlled current sources.
Voltage-programmed techniques are now the dominant methods for driving
OLED pixels because the industry is reluctant to switch from known voltage-based
LCD programming/driving techniques. Another reason the industry has been re-
luctant to switch is because current-programming based drive techniques pose set-
tling time issues.
Figure 2.4: OLED Pixel Site
The region in the gray box shown in Figure 2.4 represents a generic circuit for
driving OLED device D1. D1’s luminance is proportional to its current density
and p-type MOSFET M1 acts as a voltage-controlled current source to drive D1.
M1 also provides a means of storing the pixel drive current value through gate-to-
source voltageVGS1. The assorted circuit driving schemes forOLEDdevices use this
generic circuit as the starting point. The VDD line is the power source for the OLED
current. Row scan logic selects the row of the pixel site at the exact time the column
line is activewith the luminance control parameter, either current or voltage, for the
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pixel. As the row is deselected, the programmed gate voltage corresponding to the
desired OED current is stored at VGS1.
The static anddynamic performance issueswith eitherOLEDcurrent-programmed
or voltage-programmedpixel circuits stem from theway the gate voltage VGS1 is de-
veloped and retained and also the equivalent network of the column line. Figure 2.5
illustrates a simple distributed element network model for a column line used in a
small format displays. If the column line is driven with a current source, the speed
Figure 2.5: Column Line







where I is the drive current, C is the total capacitance and ∆V
∆t
is the change in volt-
age with respect to time. The slowest switching time occurs when switching a pixel
from completely on, or full scale, to just one bit of luminance. This corresponds to
about 7.5 µA to 7.5 nA of current for a small format display. For a typical PACC







∆t = 1.33 ms (2.3)
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Asmall formatQVGAdisplay has a resolution of 320x240 operating at 30Hz. There-









= 139 µs (2.5)
for each row. Hence, if every pixel in a row was driven simultaneously, the pixel
sites would not have enough time to settle.
It can easily be proven that voltage-programmed pixels will settle in the allotted
time. Using the open-circuit time constant approach [38], the time needed to settle
a pixel site using a voltage source can be determined.









In Equation (2.6), n is the total number of resistors in the network,R is the resistance
of a single resistor and C is the capacitance of a single capacitor. From Figure 2.5,







= 300 ps (2.7)
To settle the voltage at the pixel site to within 0.1% of its final value, seven time
constants are needed or
∆t = 7τ = 2.1 ns. (2.8)
Using a voltage source to drive the column line is two orders of magnitude faster
than using a current source and provides the ability to settle the voltage at the pixel
site in a time that meets the refresh rate requirements.
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The simplest voltage drive OLED pixel circuit consists of two transistors and a
capacitor (2T-1C) shown in Figure 2.6.
Figure 2.6: 2T1C Pixel Circuit
In the 2T1C circuit, the column driver places a voltage on the column line that
corresponds to the exact voltage drive VGS1 required for M1 to deliver OLED drive







(VGS1 − VT1)2 (2.9)
In (2.9), k′ is the transconductance parameter and VGS1 and VT1 are the gate-to-
source voltage and threshold voltage of transistorM1, respectively. By comparison,
in the current-mirror-based circuit, Figure 2.7, the column driver sinks the appro-
priate current down the column line and diode-connected transistor M2 generates
the drive voltage VGS1 required for M1 to deliver the appropriate current to the
OLED.
Despite its speed and simplicity, the 2T1C circuit is not able to maintain uni-
formity across the display. In the 2T1C circuit, the drive voltage VGS1 is developed
somewhere far away on the display panel or perhaps on an external chip. Due to
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Figure 2.7: Current Mirror Pixel Circuit
the process gradients and non-uniformities inherent with amorphous and polysili-
con TFTs, each drive transistor respondswith a different amount of drain current to
the same applied VGS1. In the current mirror circuit, VGS1 is developed at the pixel
site, using a device which, in theory, closely matches the drive transistor, reducing
the amount of mismatch. Current-programmed pixel circuits therefore provide a
higher level of uniformity at the cost of speed [39].
Many different pixel drive schemes have been developed to compensate for the
mismatch issues associated with voltage drive circuits, while still maintaining an
acceptable settling time [40]. These circuits are mostly based on a technique where
the threshold voltage of the drive transistor is generated and the programming volt-
age from the column driver is added to it in some fashion. Figure 2.8 illustrates a
popular circuit architecture implementing this technique. During the first cycle,
Scan n−1, capacitor Cs is pulled down to Vreset. On the next cycle, M1 is diode con-
nected and its source is set to the programming voltage VP from the column driver,
see Figure 2.9. During this stage, the capacitor Cs will discharge through M1 until
VGS = VT (2.10)
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Figure 2.8: 6T1C Pixel Circuit
Figure 2.9: 6T1C Programming Equivalent Circuit
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at which point the current through M1 will equal zero and
VG − VS = VT (2.11)
VG = VS + VT = VP + VT (2.12)
the gate voltage is equal to the programming voltage, VP , plus the threshold volt-
age. Now, the emit line is activated and the OLED is illuminated.
Drive schemes like the one above still suffer fromnon-uniformities due tomobil-
ity mismatch and imperfect threshold voltage compensation. For perfect compen-
sation, the current through M1 should be zero at the end of the VT capture cycle.
Since the amount of settling time for a pixel is limited, the current is never zero.
This can lead to a percent error in the OLED current of well over 3% for conserva-
tive choices of circuit parameters.
Hybrid voltage-current drive schemes have been proposed as well. Ryu et al.
[41] developed a system in which a pixel circuit was driven first with a voltage
source, and then trimmed with a current source. Settling times of 20 µs were
achieved.
More exotic techniques based on in-line optical feed back [42] andMEMs-based
switches [43], have been proposed. While interesting, these techniques rely on
costly fabrication steps that the flat panel display industry would be reluctant to
adopt.
Feedback circuits have been proposed as a method for decreasing the settling
time of current-based OLED drivers. In 2006 Ashtiani et al. [44] developed a feed-
back circuit based on a simple OLED driver. The pixel settling time was only de-
creased to 70 µs, and an extra feedback line had to be added, decreasing the space
available for pixel circuitry. At the International Solid State Circuits Conference in
2008 another feedback-based OLED current driver was presented [45]. This work
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reduced the settling time to 11 µs, but still relied on an extra feedback line and an
adjustable compensation scheme based on current drive to maintain stability.
2.3 Proposed OLED Driver Architectures
2.3.1 Scale up/Scale down







Since the capacitance, C, is generally a fixed value, onemust increase the current, I ,
to achieve better settling times. InOLEDdriver circuits, a simpleway to accomplish
this is by using scale-up and scale-down current mirrors which are illustrated in
Figure 2.10. The local reference cell scales up the current by a factor of K by using
ratioed geometry MOSFETs. The precision current mirror transmits the scaled up
current to the remote current drive cell. At the remote current drive cell, the current
is again scaled down to the desired OLED current.
The benefits of this circuit are that it is simple to implement and based entirely
on local matching. This scheme is rather difficult to implement without a good un-
derstanding of how the output current of the TFT devices change with geometry.
Another pitfall of this architecture is that the estimated improvement in settling
time is not enough to meet the requirements. Another technique to boost the per-
formance will most likely be needed.
2.3.2 Derivative Sampling Driver
One idea for decreasing the settling time of current-programmed OLED drivers is
based on a derivative sampling technique. A schematic diagram of this method
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Figure 2.10: Scale up/Scale down OLED Driver
Figure 2.11: Fast Derivative Action
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can be seen in Figure 2.11. The circuit operation will be described in the following
text. Initially a DAC in the column driver begins sinking a current proportional to
the desired light output from the OLED down the column line. At the same time,
an analog differentiator circuit is continuously watching the column line and out-
putting a voltage proportional to the change in voltage on the column line. A sam-
ple and hold circuit captures the output from the differentiator. The value stored
by the sample and hold circuit is appropriately gained, and the signal is sent to a
voltage-controlled current source. The voltage-controlled current source hits the
column line with a pulse of current proportional to the change in current that was
sensed by the differentiator and stored by the sample-and-hold circuit. The current
pulse rapidly changes the voltage on the column line, quickly bringing the system
closer to its steady-state value. Next, the voltage-controlled current source is turned
off and the output of the differentiator is again captured by the sample and hold
circuit. The change in voltage should be less this time since the circuit is closer to
settling. The voltage-controlled current source again hits the column line with a
pulse of current, but smaller in magnitude than the first time. This cycle contin-
ues until the differentiator output is zero, which signals that the circuit is in steady
state and the voltage at the pixel site has settled. The derivative sampling technique
has been tested in Cadence VirtuosoTM using ideal components. The circuit is able
to decrease the settling time for low drive currents to a very acceptable value, but
insuring the stability of this circuit under all conditions will be a major challenge.
Since the operation of the circuit is very non-linear, traditional control theory does
not apply. Also, a fast and precise differentiator is not easy to build.
2.3.3 Binary Search Driver
Another possible circuit architecture for driving OLED displays is based on the
binary search algorithm. In computer science, the binary search is a method for
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Figure 2.12: Fast Derivative Action OLED Driver
finding a particular value in a sorted list. The algorithmworks by making progres-
sively better guesses and homes in on the desired value by selecting the median
element in a list and comparing it to the target value and determining if the se-
lected value is greater than, less than, or equal to the target value. A guess that is
too high becomes the new upper bound for subsequent guesses, and a guess that
is too low becomes the new lower bound of future guesses.
When driving OLEDs, one does not know the gate-to-source voltage of the pixel
drive transistor that corresponds to the desired current. One can still deducewhether
a voltage on the drive transistor is greater than, less than, or equal to the desired
voltage in the following way. Initially, a DAC in the column driver begins sinking
a current proportional to the desired light output from the OLED down the col-
umn line. At the same time, the voltage on the column line is set to a test voltage
value and then released. If the voltage on the column line then moves up from the
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Figure 2.13: Binary Search Circuit
test value, the test voltage was too low. If the voltage on the column line moves
down, the test voltage was too high, and if the column line stays at the test voltage
then the test voltage is equal to the proper value. In this way, the binary search
algorithm can be implemented. A circuit architecture implementing this idea has
been developed, and consists of a drive buffer, averaging circuit, comparator, and
a state machine. A schematic of the circuit can be seen in Figure 2.13. A block dia-
gram outlining the algorithm can be seen in Figure 2.14. The circuit has been tested
in Cadence using mostly ideal components to quickly implement the architecture.
The column line and pixel circuit were modeled with real devices. Results from
a Cadence simulation can be seen in Figure 2.15. The circuit was simulated using
an OLED current of 6 nA and the guess voltage is plotted as a function of time as
the circuit homes in on the final value. The circuit promises to be able to accurately
settle the voltage on the pixel circuit quickly, and unlike the derivative sampling cir-
cuit, stability is not an issue. The performance of the circuit will depend on having
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Figure 2.14: Binary Search Algorithm
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Figure 2.15: Binary Search Settling Time
a fast, precise comparator and a good output buffer.
2.4 Conclusion
In this chapter, a description of OLED devices and the issues associated with driv-
ing them has been described. In addition, three new methods of quickly and uni-
formly driving OLEDs have been outlined including a scale-up/scale-down driver,
derivative sampled driver and a binary search based driver.
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Blended Compact Device Model
SiOG CMOS consists of an n-type MOSFET device relying on channel inversion to
create a conducting path between the source and drain whose operation strongly
resembles a traditional SOI MOSFET, and a thin-film p-type MOSFET which must
be operated in accumulation to create a conducting channel. The p-type MOSFET,
or PACC, has a number of unique physical features (See Chapter 1), including bulk
conduction, which are not captured by industry standard compactmodels. In order
to develop complex circuit architectures in SiOG, accurate compact device models
for the SiOG PACC are needed.
This chapter describes the first of two methods of modeling the PACC device
which are developed in this dissertation. In the approach described below, physi-
cally derived expressions are presented for drain current in the accumulation and
depletion regionswhich include the correct dependence ondrain voltage, film thick-
ness, and doping level. A continuous model is realized from cutoff to accumula-
tion by interpolating the drain current around the flatband voltage and merging
the regional equations together using blending functions based on the hyperbolic
tangent. The complete device model shows excellent agreement with measured
results for output and transfer characteristics. The work presented in this chapter
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xox = 50 nm
xsi = 200 nm
Figure 3.1: Schematic Drawing of Accumulation p-type MOSFET (PACC)
was initially published in the IEEE Transactions on Electron Devices [46].
3.1 Drain Current Model
Figure 3.1 shows a cross section of a SiOG PACC. The backside oxide xglass is the
glass substrate thickness and is many orders of magnitude larger than the top gate
oxide xox. Values of film thickness xsi and doping concentrationNA produce a fully
depleted film region for VGS = 0 V . ψsa and ψsb represent the surface potential in
the silicon film at the top and backside interfaces, respectively.
As noted in Chapter 1, it is very difficult to directly solve the multidimensional
semiconductor equations analytically, therefore any attempt to develop a compact
model must rely on simplifying approximations. To begin modeling this device,
the gradual channel approximation (GCA) is applied (Chapter 1). Specifically, the
Pao-Sahmodel (3.1) and (3.2) is used directly without invoking Brew’s charge sheet
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The equations for the Pao-Sah model given in (1.6) and (1.7), have been updated to
better represent the PACC device and are shown in (3.1) and (3.2). In (3.1), Q has
been replaced with Qh representing the total intergrated hole charge. Under the
gradual channel approximation, the x and y dimensions are decoupled, breaking
the 2-D problem up into two 1-D problems. The first equation is the 1-D Poisson’s
equationwhich governs the number of carriers in the channel and the second equa-
tion describes how the carriers flow from source to drain.
Since the electron concentration is negligible during normal PACC operation
and never contributes to current conduction, and no donor atoms are introduced























There is no known solution to Equation (3.5) for this geometry. In this modeling ef-
fort, a regional approach is taken where solutions to (3.3) are found for the limiting
cases of depletion and accumulation.
3.1.1 Thin-Film Depletion (Low-Current) Region
For negative values of (−ψ + Vch), p is much smaller than fixed acceptor atom con-
centration, NA, therefore the potential distribution in the silicon film is dominated
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by the influence of fixed acceptor atoms. One can now simplify Poisson’s equation







The electric field at the silicon glass interface Esb is given by the division of the
silicon glass surface potential, ψsb and the glass thickness, xglass. Since the glass


















where εox is the permittivity of silicon dioxide and VGF is equal to VGS − VFB.
VGF = VGS − VFB. (3.9)




x2 + k1x+ k2 (3.10)
where k1 and k2 are constants that can be found by applying (3.7) and noting that




x2 + ψsb (3.11)
where ψsb can be related to the gate voltage through
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and Cox is given by εoxxox . The depletion region drain current can then be found from









Substituting (3.4), (3.11) and (3.12) into (3.13) and evaluating the integral leads to




























In the accumulation region, holes dominate the shape of the potential distribution










and integrating from the front surface to the back surface yields:
















Once again, the electric field normal to the back surface is assumed to be negligible.
In accumulation, the magnitude of the back gate potential is small compared to
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The electric field at the front gate is again given by:
Esa =





Combining equations (3.18) and (3.19) and simplifying leads to









It would be favorable to solve equation (3.20) for the surface potential, ψsa, but (3.20)
is transcendental and one finds that it cannot be solved for in terms of standard
functions. The solution is given in terms of the Lambert W function which is de-
fined as the solution to
W(x)eW(x) = x (3.21)
and has already been used to describe the surface potential of undoped double-gate
MOSFETs [47] and has been implemented in some circuit simulation tools. Solving
(3.20) in terms of Lambert W function yields:










At the source end of the device, the surface potential becomes










and at the drain end is given by
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Since holes dominate the potential distribution, the solution for the undoped-film
symmetric double-gate MOSFET [30] can accurately describe the drain current in
the accumulation region. If the expression is adjusted for a single gate geometry,






















Although IDAR is continuous in all regions of operation, it is only accurate in the
accumulation region where the influence of the acceptor atoms is negligible.
3.2 Compact Device Model
In order to create a complete compact device model for simulation from the two
regional expressions for drain current derived above, a number of additions to the
model must be made. In the previous section, two independent current equations
were developed for the thin-film depletion and accumulation regions. Neither the
accumulation nor depletion region current equation is accurate when the device is
operating around flatbland. An expression must be developed that accurately rep-
resents the drain current around flatbland, and the three regional expressionsmust
be blended together continuously. In addition, expressions representing second-
order physical effects which have not been considered from the base theory must
be added to the model. Finally the model must be instantiated inside a circuit sim-
ulator which has been accomplished by coding the model in Verilog-A.
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3.2.1 Interpolating and Blending
In order to develop an accurate expression for current around flatband, the follow-









IDINT is infinitely differentiable and is bounded for large values of VGS . An incre-
mental voltage ∆V (on the order of ±0.25V ) around the flatband voltage is chosen
as the region of interpolation to ensure that the endpoints lie on the known func-






























Figure 3.2: Example Blending Functions
In coding the compact model, conditional statements can be avoided [23] and
continuity maintained by linking the two known regions and the interpolating ex-
pression with a hyperbolic tangent (tanh) blending function [48]. The hyperbolic
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tangent is part of a class of functions called sigmoid functions which have an S
shape. Tanh(x) approaches 1 as x goes to infinity and -1 as x approaches minus in-
finity. Therefore (1+ tanh(x))/2 saturates at values of 1 and 0 as x approaches plus
andminus infinity. The function (1+ tanh(x))/2 and its mirror image (1- tanh(x))/2
are called blending functions and are plotted in Figure 3.2. Since the blending func-
tions have the property that in the region where they saturate one of them is 0 and
the other is 1, and in between the saturation regions there is a smooth transition,
they can be used to continuously link two functions.
Figure 3.3: Semilog plot of drain current versus gate voltage depicting the range of
operation for each of the developed regional equations.
Here they are used to link the three regional drain current expressions, as shown
in Figure 3.3. The following unified expressions result from blending the accumu-
lation region (3.27) and the interpolating function (3.26). An offset voltage, ∆V (on
the order of ±0.25 V) around flatband is chosen to ensure that the endpoints lie on
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[1 + tanh (z (VGS − (VFB −∆V )))] (3.27)
By blending in the depletion region with (3.27), the complete PACC drain-current








[1 + tanh (z (VGS − (VFB −∆V )))] . (3.28)
In (3.27) and (3.28), z defines the shape of the transition region and is experimen-
tally found to be any number larger than 20. Using this method to link the three
equations ensures a continuous drain current expression which is essential for cir-
cuit simulation.
3.2.2 Second Order Effects
To predict drain current behavior accurately, the influence of traps, channel-length
modulation, fringing field induced barrier lowering (FFIBL, see Chapter 5), and
mobility degradation must be included in the model.
The presence of interface traps in the PACC device alters the slope in the low-
current region. A subthreshold slope parameter κ has been added to (3.14) to ac-








Channel lengthmodulation for long channel PACCdevices can bemodeledwith
the Early voltage fitting parameter lA and a tanh function to gradually introduce the
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(VDSlA) (1 + tanh (−A (VDS − (VGS − VFB))))
]
(3.30)
IDCM is the drain current with the addition of channel length modulation and A
determines the curvature in the transition for the linear region to the saturation
region.
An empirical expression [49] that represents the mobility degradation in MOS-








where µo, Eo, and v are fitting parameters. The form of EEFF has been taken from
[49], but modified for the PACC devices since the turn-on voltage for the PACC
device is VFB and not VT .
EFF =
abs (VG − VFB)
6xox
+




Measurements were conducted with a 6 µm x 6µm SiOG PACC device with a sili-
con film thickness of 2000 and a top gate oxide thickness of 500 . Current-Voltage
characteristics were measured using an Agilent B1500A semiconductor parameter
analyser and an R&K 680 Probe Station. The compact model was implemented in
both MATLAB and Cadence Spectre using Verilog-A.
The measured results are depicted with discrete data points, and the modelled
results are shown as a continuous line. Figure 3.4 shows the I-V transfer character-
istics with VDS = −0.1V and VDS = −5.1V . Themodeled linear I−V characteristics
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in Figure 3.4 accurately show the measured data including the effects of mobility
degradation. The output characteristics also show good agreement with measured
results including the effects of high drain voltage.

























Figure 3.4: Semi-Log plot of Drain Current versus Gate Voltage with the Source
Voltage set to 0 V





























Figure 3.5: Plot of Drain Current versus Gate Voltage with the Source Voltage set
to 0 V
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Figure 3.6: Plot of Drain Current versus Drain Voltage with the Source Voltage set
to 0 V
3.4 Continuing Efforts
Although the model developed in this chapter accurately predicts the current volt-
age characteristics for SiOG PACC devices, it is not perfect. After extensive testing
of the model, a number of problems associated with the use of the interpolating
function, Equation (3.26), to link the two physical expressions together have come
up. The accuracy of the equation is highly dependent on where the end-points for
the physical expressions are chosen. In addition, the monotonicity of the interpo-
lating function is not guaranteed, sometimes leading to anomalies in the current
voltage characteristics which are not physically realizable. Although both of these
problems can be mitigated through the use of complicated parameter extraction
routines, new methods for modeling the device were explored. This exploration
lead to the charge-based modeling technique for SiOG CMOS devices described
in the next chapter. This approach results in a single expression for drain current





In Chapter 3, the DC characteristics of a SiOG PACC device were successfully mod-
eled, but relied on complex interpolating and blending functions to link the equa-
tions representing the strong accumulation region to the equations representing
the depletion region. This chapter describes a new compact modeling methodol-
ogy that eliminates the need to apply blending functions to regional solutions for
drain current. The modeling method is based directly on the Pao-Sah equation and
the 1-DGauss’ law in a similar manner to other recent charge-basedmodels such as
BSIM5 [50]. The equations are formulated such that the need for an exact solution
to Poisson’s equation is limited. Poisson’s equation is used to describe the rela-
tionship between the majority carrier concentration at the surface of the device to
the total majority carrier charge in the device. This relationship is closely approx-
imated through the use of a simple rational polynomial, circumventing the need
for an exact solution to Poisson’s equation. The resulting models are comprised
of single C-∞ expressions for drain current accurately modeling both surface and
bulk conduction valid in all regions of operation. In this way, a single-piece model
is created without the need for blending functions. We begin by developing the
methodology and deriving the core long-channel DC drain current equation for
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the PACC device.
The development of the charge-basedmodeling technique has been an on-going
effort. The initial work was presented at the Second International Workshop on Com-
pact Thin-Film Transistor Modeling for Circuit Simulation in London [51]. That initial
work was expanded on and published in an article in the IEEE Journal of Display
Technology [52]. Methods for simplifying the model equations and making the re-
sulting expressions more robust, as well as a method of extending the model to
inversion mode devices, were presented at the 218th Meeting of the Electrochemical
Society in Las Vegas [53].
The second part of this chapter focuses on additions to the core model mak-
ing it more useful for circuit designers. A compact model must include more than
just the equations describing the long channel current-voltage characteristics of the
p-type device. A model for the n-type device must also be included. Secondary
effects such channeling-length modulation, fringing-field-induced barrier lowing,
and mobility degradation must be added to the model. In order to allow for tran-
sient and small signal simulation, the AC characteristics of the device must also be
modeled. Finally, the entire model should be instantiated inside a circuit simulator
so that the model can be utilized by engineers.
4.1 Long-Channel Model
4.1.1 Problem Setup
The derivation of the charge-based PACC model begins with the Pao-Sah double
integral equation for drain current, shown in (4.1), which models the influence of
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The inside integral, equation (4.2), sums up the total hole charge per area in a slice














Since it is difficult to find the function Qh(Vch) to directly compute the integral in
equation (4.3), the equation is reformulated by changing the integration variable to












Thus the problem is transformed to one of finding an expression for dVch/dQh in
terms ofQh. This expression can be found through the application of the 1-DGauss’
Law,




which states that the electric flux density at the top surface minus the electrical flux
density at the back surface is equal to the total charge enclosed by the two surfaces.
In (4.5), Qf is the charge due to the fixed acceptor atoms in the silicon film. The
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In (4.6) and (4.7)Qsa andQsb represent fixed charge at the silicon-oxide and silicon-
glass interfaces, respectively. If the silicon-glass interface was ideal (no interface
charge), then the field at that boundary would be approximately equal to 0 (See
Chapter 3). Real devices have a non-negligible amount of fixed charge at the silicon-
glass interface leading to the electrostatic boundary condition in (4.7). Combining
equations (4.5), (4.6), (4.7) yields:





(Qh +Qf +Qsa +Qsb) (4.8)
where Cox is given by εox/xox. The surface potential can be related to the hole con-
centration at the silicon-oxide interface through Boltzmann statistics,






where psa is the hole concentration at the silicon oxide interface. Combining (4.8)
and (4.9) yields the results the following expression for Vch:






Qh +Qf +Qsa +Qsb
Cox
. (4.10)
To find dVch/dQh, one must first express (4.10) in terms of only Qh and then differ-
entiate with respect to Qh. In short, psa must be expressed in terms of Qh.
The hole concentration at the top surface, psa, can be expressed as a function of
the total hole charge,Qh by solving the 1-D Poisson’s equation for the PACC device
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Since there is no known analytical solution to (4.11), an approximate expression for
the hole concentration at the surface must be used.
4.1.2 Approximating psa(Qh)
To better understand how psa varies as a function of Qh, the limiting behavior of
the solution in separate regions will be investigated.
For negative values of −ψ(x) + Vch, p(x, y) is much smaller than fixed acceptor
atom concentration, NA, therefore the potential distribution in the silicon film is
dominated by the influence of fixed acceptor atoms. Under this condition, the de-
vice is said to be operating in depletion. One can now rewrite Poisson’s equation




















xsi + ψsa. (4.13)
From (4.13), the total mobile hole charge in the depletion region,Qhdep can be found











Computing the integral results in,
Qhdep = psadC1. (4.15)
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The first term in (4.15), psad is the hole concentration at the silicon-oxide interface
when the device is operating under depletion, and C1 is a constant based entirely






















It can be seen that the expression for the hole concentration at the top surface in





In the accumulation region, holes dominate the shape of the potential distribution











and integrating from the front surface to the back surface yields:














Esb is assumed to be small compared to Esa in this region and can be neglected.
Furthermore, in accumulation the magnitude of e−
ψsb
φt is small compared to e−
ψsa
φt .









Using Gauss’ law and noting that the last term in (4.20) is the hole concentration at
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where C2 is given by
C2 = 2qεsφt. (4.22)
From equations (4.21) and (4.17) it can be seen that the hole concentration at the sur-
face varies from a linear to a quadratic function of the total integrated hole charge
as the device varies from depletion to strong accumulation. The function should
vary smoothly over the region between the two extremes. This behavior can be
approximated by a rational polynomial of the form:
psa =







1 + fQh + gQ2h
(4.23)
where the coefficients remain to be determined.
From physical considerations, it is known that if Qh is zero, then psa must also
be zero; therefore a is zero. In the limit of small Qh (4.23) becomes
psa ≈ bQh. (4.24)





In the limit of large Qh (4.23) becomes
psa ≈ rQ2h, (4.26)
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The remaining four coefficients c, d, f , and g could be determined by solving the
system of four equations and four unknowns using data points from (4.21) and
(4.17). However, this approach can generate singularities in the final expression for
the region of interest. Instead, only three data points are used to express the c, d,
and g in terms of f . One of the data points is chosen in the depletion region and is
generated with (4.17) and another data point is chosen in the quadratic region and
is generated with (4.21). The third point can be chosen to be in either region, or if
a higher degree of accuracy is desired, it can be chosen around the flatband region
using a numeric or series solution to (4.11). Expressing the coefficients g, c, and d
in terms of the variable f yields the results
g = α1f + β1
c = α2f + β2 (4.28)
d = α3f + β3
where (αi, βi) (i=1,2,3) are constants determined from the three data points men-
tioned previously.
In order to avoid singularities, the roots of the denominator of (4.23) must be
forced to be either negative or imaginary. Negative roots were chosen to simplify
number representation. The roots of the denominator of (4.23) are given by
1 + fQh + gQ
2
h = 0. (4.29)
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To make both roots negative, the following inequality must hold:
0 > −f ±
√
f 2 − 4g. (4.31)
It has been found empirically that f can be any large number greater than zerowith
little effect on the final behavior of the function. If the condition f > 0 is stipulated
then the inequality (4.31) has two cases, one where the sign of the square root is
positive, and one where the sign square root is negative. The case where the sign
of the square root is positive is shown below.
0 > −f +
√
f 2 − 4g (4.32)
Adding f to both sides and squaring shows that
g > 0. (4.33)
Now looking at the other case
0 > −f −
√
f 2 − 4g (4.34)
and adding f to both sides results in
f > −
√
f 2 − 4g. (4.35)
Since it has been stipulated that f > 0, (4.35) is always true. The final result is that
if f is forced to be positive, then g must also be positive to avoid singularities. It
follows from (4.28) that if f is a large positive number (it will be shown below that
it is advantageous to let f → +∞) and it is required that g > 0 then β1 can be ig-
nored, and therefore α1 must also be positive to avoid singularities. To enforce this
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condition, α1 must be replaced by |α1|. It has been found empirically that replacing
α1 by |α1| not only avoids singularities, but also gives a good fit to the data.
Substituting (4.28) into (4.23) results in
psa =
bQh + (α2f + β2)Q
2
h + (α3f + β3)Q
3
h + r (|α1f |+ β1)Q4h
1 + fQh + (|α1|f + β1)Q2h
. (4.36)





























Because f can be any large positive number, let f → +∞. Letting f → ∞ in (4.37)





























where C ≡ α2/|α1|, D ≡ α3/|α1|, and F ≡ 1/|α1|. Although it might be tempting
to start with this simplified rational polynomial, a direct method for solving for the
coefficients while simultaneously controlling the location of the pole has not been
found.
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4.1.3 Drain Current Derivation
Once the coefficients in (4.40) have been determined, all of the information needed
to evaluate the drain current is known. Substituting (4.40) into (4.10) yields:










Qh +Qf +Qsa +Qsb
Cox
. (4.41)
















C +DQh + rQ2h
)
. (4.42)
Substituting the derivative into (4.4) and integrating with respect toQh leads to the




φt (If [QhD]− (If [QhS]) (4.43)


























QhD and QhS represent the total mobile hole charge at the source and at the drain,
respectively. QhS and QhD can be found in terms of the terminal voltages by solv-
ing (4.41) at y = 0,Vch = VS and y = L,Vch = VDS , respectively, using numerical
methods. The exact algorithm used for the efficient solution of (4.41) is described
in Section 4.2.3 where the Verilog-A implementation is discussed.
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4.2 Compact Model
The focus of this section is to describe the effort needed to turn the equations de-
rived above into a useful model for circuit designers. A number of important addi-
tions to the model are described below including the addition of secondary effects
and capacitance equations. In addition, the model is extended to n-type devices
and the method of instantiating the model in the circuit simulator is described.
4.2.1 Secondary Effects
To predict drain current behavior accurately, the influence of traps, channel-length
modulation, fringing field induced barrier lowering (FFIBL, see Chapter 5), and
mobility degradation must be included in the model.
All of the secondary effects except mobility degradation are introduced into the
model through an effective gate voltage. VGF in equation (4.41) is replaced with
VGEFF ,










Qh +Qf +Qsa +Qsb
Cox
(4.45)
where VGEFF is given by
VGEFF = VGκ +4V FBT . (4.46)
VGEFF consists of VGκ whichmodifies the gate voltage to account for the subthresh-
old slope degradation, and4V FBT , which is an offset factor used to account for both
FFIBL and channel lengthmodulation. VGκ is constructed using blending functions
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similar to those introduced in Chapter 3 to link the regional current expressions to-








(1 + tanh [PV G (VGF −OSV G)]) . (4.47)
In (4.47), the blending functions are used to divide the gate voltage down by the
subthreshold slope parameter, κ, in the depletion region, but not in the accumu-
lation region with a smooth transition in between. PV G controls how quickly the
transition is made, whileOSV G is an offset describing where themiddle of the tran-
sition occurs. PV G and OSV G must be found empirically.
The term 4V FBT also uses sigmoid blending functions to transition between
the value needed for the accumulation region due to channel length modulation,
and the value needed for FFIBL in the depletion region. In this case, the sigmoid
blending functions are of the form x√
1+x2
which was empirically found to match





1 + −P4V FBT (VGκ −OSV D)√






1 + P4V FBT (VGκ −OSV D)√
1 + [P4V FBT (VGκ −OSV D)]
2
 (4.48)
where 4V FBA and 4V FBD are the values of the offset factor in accumulation and
depletion, respectively. P4V FBT controls how quickly the transition is made from
4V FBA to4V FBD, whileOSV D is an offset describing where the middle of the tran-
sition occurs.
4V FBA is the factorwhich describes channel lengthmodulation and is described
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empirically by
4V FBA = (VDS − VGκ)
lA
104L
(1 + tanh [−P4V FBA (VDS +OSVGκ)]) (4.49)
while4V FBD is a factor which describes the influence of FFIBL
4V FBD = VDSlF (4.50)
where lF describes the severity of the FFIBL effect.
Mobility degradation is introduced into the model by allowing mobility to be a
function of the gate voltage. The expression for drain current is then given by
IDS = µ [VGEFF ]
W
L
φt (If [QhD]− (If [QhS]) (4.51)
where the If function is given by (4.44). An empirical expression [49] that repre-
sents the mobility degradation in MOSFETs and has been found to work well for
SiOG CMOS devices is given by:







where µo, Eo, and v are fitting parameters. The form of EEFF has been taken from
[49], but modified for the PACC devices since the turn on voltage for the PACC
device is VFB and not VT .
EEFF =
abs (VGEFF − VFB)
6xox
+
abs (4V FBT − Vz)
3xox
(4.53)
Using the above equations, the secondary effects can be added to the long chan-
nel model. Although the equations shown above allow the long channel model to
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match measured data, a method for adding secondary effects based on the inte-
grated charges QhS and QhD at the source and drain rather than the terminal volt-
ages would be a cleaner implementation, and perhaps be the basis for future work.
4.2.2 Capacitance Model
One advantage of a charge-based modeling technique is that it leads directly to a
model for the intrinsic capacitances associatedwith the SiOG transistors. Including
a capacitance model in the compact model enables both transient and AC simula-
tion.
Themethodused for developing a charge conserving capacitancemodel is based
on the work first presented by Ward and Dutton [54]. For any region of space, the





where i is the net current flowing into the region andQ is the total charge contained










In reality, computing the above derivatives is very difficult because Q is a com-
plex function of time. The problem can be greatly simplified by assuming that the
charge is at any time determined by the terminal voltages. Another way of express-
ing this idea is to say that the charge responds instantly to applied voltages. This
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simplification of the actual physics is called the quasi-static approximation and is
not accurate for high frequency signals, but it is sufficient for this model. Under the
quasi-static approximation, Q can be determined from the steady-state conditions.
Since Q is a fundamental variable in the charge-based model, the calculations are
simplified.
The model derivation begins with a statement of the conservation of charge
given by equation (4.57). The charge on the gate, QG, is equal and opposite to the
charge in the channel QC . In addition, the channel charge can be broken up into
two parts: the charge at the source, QS , and the charge at the drain QD.
QC = QS +QD = −QG (4.57)
The total charge in the channel can be found by integrating Qh along the length of
the channel, and is given by:




Since Qh is not expressed in terms of y, the integral in (4.58) can not be evaluated
in its present form. An expression for dy can be found from the differential form of












Changing variables, as was done in the derivation of the charge-based model drain
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Equation (4.61) can be evaluated by substituting (4.42) into (4.61) and integrating,
but this leads to a rather complex expression. Techniques for making (4.61) yield
less complicated expressions will be described below, but first the expression for
the source and drain charge will be derived for completeness.
The charges associated with the source and drain are not as well defined as
the gate charge and must be obtained by arbitrarily partitioning the channel. In















Qhdy = QC −QD. (4.63)
Since QS can be found in terms of QC and QD, one only needs to evaluate the ex-
pressions for Qc and QD. As done above, (4.59) can be substituted into (4.62) and a


























Evaluating (4.64) is very difficult using the complete expression for dVch/dQh, and
results in extremely complex equations. It has been found that since the capacitance
values in the depletion region are often smaller than the parasitic capacitances, a
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good approximation can be made by assuming the device is operating in accumu-
lation. In accumulation (4.41) becomes






Qh +Qf +Qsa +Qsb
Cox
. (4.66)










The expression for drain current in accumulation can be found by inserting (4.67)




(QhD −QhS)(4Coxφt +QhD +QhS). (4.68)
Substituting (4.67) and (4.68) into (4.61) results in the following expression for
QC :
QC =
2LW (Q2hD +QhDQhS +Q
2
hS + 3Coxφt(QhD +QhS))
3(4Coxφt +QhD +QhS)
. (4.69)





where QDN represents the numerator of the expression and QDD represents the












t (2QhD +QhS) (4.72)
+ 5Coxφt
(
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QDD = 15 (4Coxφt +QhD +QhS)
2 (4.74)
and QS is equal to the subtraction of QC and QD.
4.2.3 Verilog-A Model
In order to instantiate the model inside the circuit simulator, the model presented
above was coded in Verilog-A. The program will be described below using pieces
of code to aid in understanding.
The Verilog-A model begins by including the standard libraries and setting up




module SimDoG( source, drain, gate );
inout source, drain, gate;
electrical source, drain, gate;
...
The constants library includes a number of physical constants such as pi and the
Boltzmann constant for ease of use. The disciplines library includes the information
necessary to define different types of physical models. Each discipline defines a
different potential and flow. For electrical systems the potential is voltage and the
flow is current, while in a mechanical system the potential is position and the flow
is force.
The next block of lines declares the module and sets up the ports. Modules are
the fundamental user-defined primitives in Verilog-A. Modules define the inter-
faces and the behavior of components. In this case, the module name is SimDoG
and it has ports source, drain and gate. The inout statement says that all of the
ports are input/output ports and electrical line says that each port has a voltage
and current associated with it.
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Next, all of the user-defined parameters are defined and given default values.
An example of parameter setup and definition is given as:
...
parameter real W = 24e-4;
parameter real L = 12e-4;
parameter real Vfb = 1.32701;
...
Things defined as parameters can be changed by the user in the Cadence properties
menu. Themost important user-defined parameters are shown above,W andL and
the flat band voltage VFB.






Floating point numbers such as the effective gate voltage are declared as real, while
whole numbers are declared as integers.
Next in the code are two functions, QHGUESS and QHNEWTONITERATION,
which are used to solve (4.41) for the integrated hole concentration from the termi-
nal voltages. These two functionswill be described in detail after themain program
is defined.
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The first thing that occurs in the program is that parameters are calculated from
the more basic user-defined parameters, for example:
...
Qf = ( q * Na * Xsi );
Cox = ( Eox / Xox );
...
which calculates the fixed charge due to acceptor atoms and the oxide capacitance
per unit area.
Since the SiOG devices are symmetric about the source and drain, the source
and drain are interchangeable. The next block of code calculates VGS and VDS ac-
counting for the possibility of the drain and source being swapped.
swap = 0 ;
Vds = V(drain) - V(source);
Vgs = (V(gate) - V(source)) ;
if ( Vds >= 0 ) begin
swap=1;
Vds = -1*Vds;
Vgs = (V(gate) - V(drain));
end
If the source and drain are swapped, a flag (swap) is set so that the current is
given the proper polarity in themodel. Next the effective gate voltage is determined
by evaluating equations (4.46) through (4.50).
Next, values for QhD and QhS are calculated. This is done by solving (4.41) nu-
merically using Newton’s method. Good starting guesses for Newton’s method
reduce the number of iterations required for convergence. The function QHGUESS
provides those guesses. It turns out that good starting guesses can be found by
solving (4.41) in the depletion or accumulation regions.
A simplified version of (4.41) valid only in the depletion region can be developed
by substituting equation (4.17) in for psa(Qh). The equation reads as
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This expression can be solved for the Qhdep in terms of the Lambert W function
















Using the same technique, a similar expression can be found in the accumulation
region.





























Since both (4.76) and (4.78) provide good enough guesses, the simpler depletion re-
gion expression was chosen for the compact model. The Lambert W function is not
native to Verilog-A and is usually solved for using numerical methods. Instead of
directly implementing the complete Lambert W function, approximations are used
since it is only employed to provide a guess anyway. If the argument of the Lambert
W function is greater than 3, the following truncated asymptotic expansion [55] is
used




L2 (−2 + L2)
2L21
+




L1 = ln [x] (4.80)
L2 = ln [ln [x]] . (4.81)
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Another problem results from Verilog-A’s poor handling of very small and very
large numbers. If VGEFF − Vch is greater than about 4, QhD becomes too small for
Verilog-A to handle. If VGEFF − Vch exceeds 4, the code pins the value to 4 with no
detriment to the model. The code for the function GHGUESS can be seen in the
appendix.
The starting value produced by QHGUESS is used by QHNEWTONITERA-
TION to solve for Qh from the terminal voltages. QHNEWTONITERATION di-
rectly implements Newton’s Method




where xo is the initial guess and x1 is a closer approximation to the answer. Qh is
found to converge in less than 3 iterations to an acceptable value.
After both QhS and QhD have been found, the charge model equations are eval-
uated leading to expressions for QG,QS , and QD.
The value for the effectivemobility is calculated and finally theDCdrain current
is determined. The drain-to-source current is set using the following code:
if (swap == 0 ) begin
I( drain, source ) <+ curr;
end else begin
I( drain, source ) <+ -1*curr;
end
//AC Current
I( drain, gate ) <+ ddt(Qdrain);
I( source, gate ) <+ ddt(Qsource);
end
where curr is the calculated DC current. The DC current is set by using the contri-
bution operator < + with an if statement used to correct the polarity if the source
and drain are swapped. The AC current is also set by using a contribution operator
in conjunction with the time derivative of QD and QS .
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The complete code listing for the most current version of the Verilog-A model
can be found in the appendix.
4.2.4 n-type Device
The n-type inversion device can be modeled in a similar manner to the accumu-
lation device, noting that the current-carrying species changes from holes to elec-
trons. For example, Qh, the integrated mobile hole charge, is replaced by −Qe, the
mobile electron charge. psa, the number of holes at the silicon-oxide interface, is
changed to nsa, the number of electrons at the silicon-oxide interface. Based on







The result of the application of the 1-D Gauss’ law becomes:
VGF = ψsa −
1
Cox
(−Qe −Qf +Qsa +Qsb) (4.85)











where φf is the Fermi-level in the silicon-film. Developing the solution in a similar
manner to the accumulationmode p-typemodel, one finds that the n-type inversion
devices can be described by:
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and (4.87) can then be differentiated to find dVch/dQe. Substituting the derivative





φt (If [QeD]− (If [QeS]) (4.88)


























andQeS andQeD represent the total mobile electron charge at the source and drain
respectively. QeS and QeD can be solved for in terms of the terminal voltages by
solving (4.84) at y = 0 and y = L, respectively, using numerical methods as done
above.
4.2.5 Results
Initially, the long channel model for the p-type accumulation device was compared
to two-dimensional numerical simulation using Silvaco’s Atlas. The device struc-
ture shown in Figure 4.1 was developed to be similar to the devices fabricated in
the laboratory, but also to have long channel characteristics. The silicon film has
a thickness of 200 nm, and was doped NA = 2x1015 cm−3. The top gate oxide,
xox is 50 nm. In order to suppress short channel effects and maintain long channel
characteristics, a number of things were done: the channel length was made to be
200 µm, the glass substrate was made to be very thin, and the size of the source and
drain regions was reduced to 0.5 µm. The thin glass substrate and small source and
drain regions reduced the effects of fringing fields. In addition, a constant mobility
model was used in the Silvaco Atlas.
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Figure 4.1: Long-Channel Structure in Silvaco Atlas
In order to verify the approach used to develop the core model equations, the
use of the rational polynomial approximation to represent themobile surface charge
psa as a function of the total integrated mobile charge Qh is verified in Figure 4.2.
Figure 4.2 shows good correspondence between the rational polynomial approxi-
mation and the values obtained through numerical simulation in Atlas. The simu-
lation was conducted using both the structure described above, and also a similar
structure where the silicon film thickness was reduced to 50 nm.
Figure 4.3 shows a plot of IDS versus VGS comparing the long channel model
to numerical simulation, while Figure 4.4 plots the same data on a semi-log graph.
One can see excellent correspondence between the numerical simulation and the
compact model. Figure 4.5 plots IDS versus VDS which also shows good correspon-
dence between the numerical simulation and the compact model. If Figure 4.5 is
examined closely one notices that the numerical simulation shows hints of chan-
nel length modulation, but since the channel length is so long the effect is hardly
80





































































































Figure 4.3: A plot of drain current versus gate to source voltage for a L = 200 µm
W = 1 µm PACC device. This plot compares the core model to numerical simula-
tion.
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Figure 4.4: A semi-log plot of drain current versus gate to source voltage for a L =



































Figure 4.5: A plot of drain current versus drain to source voltage for a L=200 µm
W=1 µm PACC device. This plot compares the core model to numerical simulation.
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Figure 4.6: A plot of the magnitude of small signal capacitances (Cgg, Cgd, Cgs) ver-

































Figure 4.7: A plot of the magnitude of small signal capacitances (Cdg, Cdd, Cds)
versus VGS , for VDS = −3.0 V
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Figure 4.8: A plot of the magnitude of small signal capacitances (Csg, Csd, Css) ver-
sus VGS , for VDS = −3.0 V
noticeable.
Figures 4.6 through 4.8 plot the magnitude of all nine small signal capacitances
versus VGS . The model matches the numerical simulation very closely.
Next, data presented at the 2010 Electrochemical SocietyMeeting is shownwhere
themodel is compared against numerical simulation again, butwith channel lengths
of 6 µm. The rest of the device dimensions are the same as above. In addition, the
modeling method is applied to both the inversion n-type device and the accumu-
lation p-type device.
Figure 4.9 plots the mobile surface charge versus integratedmobile charge com-
paring the compact model to 2-D simulation for both the inversion device and the
accumulation device. It is interesting to note that for a given value of surface charge,
the accumulation device has a higher level of total integrated charge. This can be
understood by noting that the accumulation device supports mobile charge at both
the surface and in the body of the device, while the inversion device only supports
84



































































Figure 4.9: A plot of mobile surface charge versus integrated mobile charge com-
paring the compactmodel to 2-D simulation. The surface electron charge nsa versus
the integrated mobile electron charge Qe in the inversion n-type device is plotted
in blue. The surface hole charge psa versus the integrated mobile hole charge Qh in
the accumulation p-type device is plotted in red.
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Figure 4.10: A plot of drain current versus gate voltage comparing the compact
model to 2-D simulation for 1 µm x 6 µm inversion NMOSFET (blue) and accu-
mulation PMOSFET (red). Drain to source biases of ± 5.0 V (circles) and ±0.1 V
(triangles) were used.
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Figure 4.11: A plot of drain current versus drain voltage comparing the compact
model to 2-D simulation for 1 µm x 6 µm inversion NMOSFET (blue) and accu-
mulation PMOSFET (red). Gate to source biases of ± 1.0 V through ± 5.0 V were
used.
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mobile charge at the surface. For very high values of the surface charge density the
curves overlap because most of the charge in the accumulation device now resides
at the surface, and the mobile charge in the body only represents a small fraction
of the overall charge.
Figure 4.10 plots the IDS versus VGS curves on a semi-log graph for both the n-
type and p-type devices. Figure 4.11 plots the IDS versus VDS curves. The model
shows good correspondence with measured data over the entire operating range.
The complete model is shown against measured data from a PACC device with
a length of 12 µm and a width of 24 µm. The rest of the device dimensions are
the same as those used in simulation. Figure 4.12 depicts the linear I − V transfer
characteristics with VDS = −0.1 and VDS = −5.0 including the effect of mobility
degradation. Figure 4.13 shows the semi-log I −V characteristics, highlighting the
matching of the model to the measured data over all regions of operation. Finally,
output characteristics are plotted in Figure 4.14.




































Figure 4.12: A plot of drain current versus gate to source voltage for aW = 12 µm
L = 24 µm accumulation p-type device.
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Figure 4.13: A semi-log plot of drain current versus gate to source voltage for a
W = 12 µm L = 24 µm accumulation p-type device.








































Figure 4.14: A semi-log plot of drain current versus gate to source voltage for a
W = 12 µm L = 24 µm accumulation p-type device.
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4.3 Conclusions
This chapter described a new compact modeling technique for SiOG CMOS de-
vices. The modeling method is based directly on the Pao-Sah equation and the 1-D
Gauss’ law. The equations have been formulated such that the need for an exact so-
lution to Poisson’s equation is minimal. The solution of Poisson’s equation is only
needed to derive the relationship between the majority mobile carrier concentra-
tion at the silicon-oxide interface to the total majority carrier charge in the device.
That relationshipwas approximated using a rational polynomial avoiding the com-
plexity introduced by Poisson’s equation. The completed model is comprised of a
single continuous expression valid in all regions of operation.
The basic model was then augmented with effects that are not captured by
the basic model equations, including channel-length modulation, fringing field in-
duced barrier lowing, and mobility degradation. A charge model was derived to
allow for transient and AC simulation. In addition, the model was extended to
n-type inversion devices.





Unlike traditional silicon-on-insulator devices, SiOG devices are built on thick in-
sulating substrates and are targeted at large area display applications. Typically,
SiOG devices are patterned using contact lithography, ultimately limiting the min-
imum possible feature size to a fewmicrons. At these dimensions, traditional short
channel effects such as drain-induced barrier lowering (DIBL) are almost nonexis-
tent. The fringing electric field at the silicon-glass interface due to the source and
drain electrodes is the dominant two-dimensional effect in SiOG devices as shown
in Figure 5.1. This is in contrast to SOI devices where there is a silicon substrate on
which field lines from the source and drain can terminate. The lack of silicon sub-
strate forcesmost of the field lines to terminate on the body of the transistor, altering
its conduction properties, even for relatively long channel devices (L > 10µm). The
fringing field leads to a shift in flatband or threshold voltage which manifests itself
in the device’s current-voltage characteristics in a similar manner to DIBL. In SOI
devices, this shift in threshold voltage has been labeled drain-induced virtual sub-
strate biasing (DIVSB) [56]. To distinguish this work from the previous SOImodels,
the effect of the fringing field on the drain current in SiOG devices is referred to as
fringing-field-induced barrier lowering (FFIBL).
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Initially the FFIBL effect was accounted for in the long channel SiOG compact
models through the use of a simple empirical scaling factor, similar to the way DI-
VSB has been handled in many device models [57] [58]. However, since the scale
factor is based on empirical observation, it does not predict the correct value of the
fringing field over all device geometries.
Ernst et al. [59] have developed a model for the fringing field in short channel
SOI devices based on a Schwarz-Christoffel conformal mapping. The conformal
map and surrounding model were chosen to accommodate the silicon substrate
which does not exist in SiOG devices. As a consequence, the Ernst model is not
able to capture the effect of finite source/drain dimensions on the fringing field.
In this chapter, a model is developed which shows the relationship between the
fringing field and the subthreshold drain current in SiOG PACC devices. In addi-
tion, a physically based model for the fringing field in SiOG is presented utilizing
a very simple bilinear conformal mapping targeted at devices on thick insulating
substrates. This mapping captures the dependence on both channel length and the
size of the source and drain electrodes. The work described in this chapter was first
published in the IEEE Journal of Display Technology [60].
5.1 FFIBL’s EFFECT on PACC Drain Current
In this section, an expression for the subthreshold drain current for a SiOG PACC
device is derived. Tomaintain consistencywith the complex variable notation used
in the conformal mapping for developing the fringing fieldmodel, the y-axis in this
chapter is taken to be in the vertical direction. y = 0 is taken to be at the silicon-glass
interface and y = ysi is located at the silicon-oxide interface.
To accurately model the drain current in a thin-film bulk conduction device, the
carrier concentrations must be known throughout the film. The hole concentration
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Figure 5.1: SiOG PFET operated in accumulation, illustrating the fringing electric
field.
is related to the localized potential through the expression:
p(x, y) = NAe
−ψ+Vch
φt . (5.1)
Invoking the gradual channel approximation, the potential distribution, ψ, in the y












where the symbols have their usual meaning.
The FFIBL effect ismost apparent in the subthreshold regionwhere the potential
distribution in the silicon film is dominated by the influence of fixed acceptor atoms.







Since the oxide is thick, the electric field at the silicon-glass interface Esb is simply
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Integrating (5.3) twice with respect to y and applying the boundary conditions




y2 − EFF εox
εs
y + ψsb (5.6)
where ψsb is
























Substituting (5.1) and (5.6) into (5.8) and evaluating the double integral leads to the











































The fringing field EFF in (5.9), (5.6), and (5.7) must be evaluated at the maximum
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potential barrier (located at xo), which controls carrier flow into the channel, and it


















In (5.11), ηf is a fitting parameter. From (5.10) and (5.11) it can be shown that for
long channel devices (L> 2µm), the location of the potential barrier can be approx-
imated as L/2.
5.2 Fringing Field Model
To evaluate the drain current in (5.9), a model for the fringing field must be devel-
oped. Since the two-dimensional fringing field is inherently a complex problem,
many simplifications must be made in order to keep the math tractable and main-
tain a computationally efficient form. The fringing field model derivation begins
by assuming that the potential at the silicon-glass interface is constant in the x-
direction (a good assumption for long channel devices). The silicon can then be
modeled as three coplanar metal electrodes with effective potentials VSE , VBE , and
VDE :
VSE = VS + Vbi (5.12)
VDE = VD + Vbi
VBE = ψsb.
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Since there is no net charge in the glass, the fringing field obeys Laplace’s equation.
Laplace’s equation is linear, therefore it can be broken up into the superposition of
three cases. Each case consists of applying a voltage to one of the electrodes and
grounding the other two electrodes as shown in Figure 5.2. It is easy to see that in
Figure 5.2: Superposition of Laplace’s Equation
the first case and in the last case thatwhen a voltage is applied to the drain or source
and the other electrodes are grounded that these cases can be modeled as asym-
metric coplanar electrodes. The remaining case in which a potential is applied to
the middle electrode and the outer two electrodes are grounded is a more difficult
problem. It has been found through numerical simulation that a good approxima-
tion to case two is obtained by eliminating one of the two ground electrodes and
multiplying the resulting fringing field by a factor of 2. As shown in Figure 5.3,
this approximation modifies case two in such a way that it can also be modeled as
asymmetric coplanar electrodes.
The asymmetric coplanar electrode problem has been solved exactly using the
Schwarz-Christoffel transformation [62]. The resulting solution is in terms of the
inverse Jacobian Elliptic function and is not suited for compact modeling. A more
computationally efficient model can be derived by starting with infinite symmetric
coplanar electrodes and applying a simple bilinear conformal map to realize the
asymmetric case with finite contacts.
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Figure 5.3: Pictorial representation of approximation for case two
5.3 Infinite Symmetric Coplanar Electrodes
Infinite symmetric coplanar electrodes separated by an infinitesimal insulator lo-
cated at the origin, as shown in Figure 5.4, can be modeled by expressing Laplace’s
equation in cylindrical coordinates and assuming the potential only varies as a
function of the angle between the electrodes, φ. Laplace’s equation in cylindrical






where r is the radius and V is potential. The solution of (5.13) is given by:
V = C1φ+ C2 (5.14)
where the coefficients C1 and C2 can be found by applying the following boundary
conditions
V (0) = VR (5.15)
V (π) = VL.
In (5.15) VR and VL refer to the potentials on the right and left hand side of the
origin, respectively. The application of the boundary conditions in (5.15) leads to
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Figure 5.4: Symmetric Coplanar Electrode Schematic
5.4 Asymmetric Coplanar Electrodes
By applying the bilinear conformal mapping (5.17), as depicted in Figure 5.5





one can transform the symmetric coplanar electrode system into the corresponding
asymmetric system.
In (5.17) w = u + jv refers to the complex plane in which the electrodes are
symmetric and z = x + jy refers to the corresponding transformed complex plane
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where they are asymmetric. The coefficients Ca and Cb can be determined by re-
quiring that:
u = −a→ x = dL (5.18)
u = a→ x = dR
where dL,dR, and a are defined in Figure 5.5. Since a can be taken to be any value, a
is chosen to be at infinity, converting the infinite conductors in the w plane to finite
ones in the z plane. Solving (5.17) and (5.18) for Ca and Cb yields:
z =
2dLdRw
a (dL − dR) + (dL + dR)w
. (5.19)
Since it is necessary to convert points on the z plane to points on the w plane, (5.19)
must be inverted,
w =
az (dL − dR)
2dLdR − dLz − dRz
. (5.20)
Plugging (5.19) into (5.16), noting that the angle of the imaginary part of w over the
real part yields φ:
V (x, y) =







V (x, y) =







Differentiating (5.23) with respect to y leads to the electric field in the asymmetric
coplanar conductor system:
Ey =
−2dLdR (VL − VR) [2dLdRx− (dL + dR)x2 + (dL + dR) y2]
π (x2 + y2)
[
(−2dLdR + (dL + dR)x)2 + (dL + dR)2 y2
] . (5.23)
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Since, in general one is only interested in the field at the silicon glass interface,
y = 0, one can further simplify the expression for the field as:
Ey =
−2dLdR (VL − VR) [2dLdRx− (dL + dR)x2]
π (x2)
[
(−2dLdR + (dL + dR)x)2
] . (5.24)
(5.24) can then be evaluated for each of the three superposition cases and summed
together to yield the complete fringing field at the silicon-glass interface
Case 1 :VL = VSE;VR = 0; dL = −xSDE; dR = xSDE + LE (5.25)
Case 2 :VL = V0;VR = VBE; dL = −xSDE; dR = LE
Case 3 :VL = V0;VR = VDE; dL = −xSDE − LE; dR = xSDE
where LE is the effective channel length given by
LE = L−∆L (5.26)
and xSDE is the effective length of the source and drain regions defined as
xSDE = xSD + ∆L. (5.27)
∆L is a parameter which is determined empirically to account for the non-uniform
potential distribution in the channel region. In practice, the value of ∆L can be
chosen to find the best fit of the model to measured plots of ∆VFB versus L.
5.5 Results
Since one can not directly measure the fringing field in SiOG devices, the model
was compared against the commercial device simulator Silvaco Atlas.
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Figure 5.7: A plot of the fringing electric field versus source/drain length for VGS =
0.3 V and VDS = −5.0 V.
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Figure 5.9: A plot of the fringing electric field versus gate to source voltage for
VDS = −0.1 V.
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Figure 5.10: A plot of the fringing electric field versus gate to source voltage for





















Figure 5.11: A plot of the shift in the flatband voltage versus channel length due to
the fringing electric field for VGS = 0.3 V.
103






















Figure 5.12: A plot of the shift in flatband voltage versus drain voltage due to the
fringing electric field for VGS = 0.3 V.
Two-dimensional simulationswere conducted using standard SiOGPACC spec-
ifications: silicon film (NA = 2x1015) thickness equal to 200 nm and a top gate oxide
of 50 nm. The flatband voltage was set to zero volts for simplicity; 8 µmwas used as
the length of the source and drain in all calculations unless otherwise specified, and
the length of the conducting channel is given in each plot. The glass thickness was
set to 40 µm in simulation, and a constant mobility model was used for simplicity.
In all plots, ∆Lwas determined to be 0.8 µm.
In Figures 5.6-5.10, the value of the fringing field is plotted against different
parameters. In these plots, the fringing field was evaluated at L/2 and the values
of VSE , VDE , and VBE used in the compact model were taken from the Silvaco Atlas
simulation. Figures 5.6 and 5.7 show the effect of channel length and source drain
length on the fringing electric field. Figure 5.8 plots the fringing field versus VDS
for VGS = 0.3 V placing the device in subthreshold operation. Figures 5.9 and
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5.10 chart the fringing field versus gate voltage for low (VDS = −0.1 V) and high
(VDS = −5.0 V) drain voltages, respectively.
Figures 5.11 and 5.12 show the shift in flatband voltage versus channel length
and drain voltage. The shift was calculated by solving for the required gate volt-
age to generate 1 nA
W/L
of drain current, similar to the traditional threshold voltage
technique, but ensuring subthreshold operation.
5.6 Conclusion
In this chapter, a compact model describing the fringing field in SiOG devices was
developed using a simple conformal map. In addition, an expression relating the
fringing field in the subthreshold to the drain current in the device was developed.






For all but the most trivial cases, the set of coupled nonlinear partial differential
equations that describe semiconductor device behavior has not been solved ana-
lytically (See Chapter 1). Specialized commercial [63–65] packages are available to
compute numerical solutions to the semiconductor equations based on finite differ-
ence or finite element techniques, and generic math packages such as Mathematica
can compute numeric solutions using Runge-Kutta methods, but finding analytic
solutions has been very challenging. In fact, even when the semiconductor equa-
tions that represent current flow, charge distribution, and potential distribution are
decoupled anddevice specific simplifications are applied, analytic solutions remain
elusive. In this chapter, a new solution technique, the Homotopy Analysis Method,
or HAM [66–68], is for the first time applied to semiconductor device problems. In
general, the HAM technique can be used to solve nonlinear ODEs and PDEs. Here
it is applied to the complete 1-D Poisson equation for the doped Symmetric Double-
GateMOSFET. The work described in this chapter was first published in the Journal
of Communications in Nonlinear Science and Numerical Simulation [69].
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6.2 Problem Statement
The potential distribution in a 1-D silicon semiconductor device is described by a



















where ψ is the electric potential, x is distance,NA is the doping concentration in the
silicon film, Ni is the intrinsic carrier concentration, q is the charge of an electron,
εs is the permitivity of silicon, and φt is the thermal voltage. By applying different
boundary conditions, a wide range of semiconductor devices can bemodeled. This
chapter focuses on a large class of devices known as Double-Gate MOSFETs which






ψ|x=0 = ψo. (6.3)
where x = 0 is the center of the body that is bounded by the two gates. Two partic-
ular devices that have seen a lot of attention lately are the Symmetric Double Gate
MOSFET [70–75] as it is one of several technologies promising to extend Moore’s
Law [4], and the thin-film MOSFET on a thick insulating substrate [46, 51, 76, 77],
which is the class of devices of which SiOG devices are a part. Both of these devices
can be modeled by applying boundary conditions (6.2) and (6.3) to (6.1).
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6.3 HAMDescription
Developed in 1992 by Liao [66, 67], HAM is a general analytic technique for gener-
ating series solutions to various kinds of nonlinear problems in science and engi-
neering. Many problems have already been solved using HAM including nonlin-
ear oscillations [78,79,79–81], boundary layer flows [79,82,83], heat transfer [83,84],
nonlinearwaterwaves [81,85], the Thomas-Fermi [86,87] equation, andmanymore.
Unlike perturbation methods, the range of validity of the HAM solution is not lim-
ited to problemswith small or large parameters. HAMprovides a simpleway to en-
sure the convergence of the series solution and is therefore valid for strongly nonlin-
ear problems. Most importantly, HAM provides the freedom to choose the proper
basis functionswhich are specific to each particular nonlinear problem. Alongwith
the basis functions, the user of HAMmust also choose other parameters and func-
tions including the initial approximation, the auxiliary linear operator, the auxil-
iary function, and the auxiliary parameter. These user-specified parameters and
functions will be discussed in Section 6.4. Although Liao provides some general
rules for choosing these parameters, currently there are no specific rules governing
these choices. The user must employ a “trial and error” approach in order to obtain
parameters and functions that lead to a rapidly converging series solution.
6.4 An Overview of HAM
Consider the following differential equation
A [u(t)] = 0 (6.4)
where A is a nonlinear operator, t is the independent variable, and u(t) is an un-
known function. Let uo(t) be an initial approximation of u(t). HAM is based on a
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mapping from u(t) ⇒ Φ(t;λ) such that as λ, the so-called embedding parameter,
goes from 0 to 1, and Φ(t;λ) varies from the initial guess uo(t) to the exact solu-
tion u(t). This mapping is generated by the zero-order deformation equation which is
expressed as
(1− λ)L [Φ(t;λ)− uo(t)] = λzH(t)A [Φ(t;λ)] (6.5)
where Φ(t;λ) is subject to the initial boundary conditions and where z 6= 0 is the
auxiliary parameter,H(t) 6= 0 is the auxiliary function, and L is the auxiliary linear
operator.
For now, assume that z, H(t), uo(t), and L are chosen such that the solution
Φ(t;λ) to the zero-order deformation equation exists as do all derivatives with re-



















To develop HAM, Liao expands Φ(t;λ) in a power series of λ
















From (6.9) it can be seen that when λ = 1, then
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where uo(t) satisfies the stated boundary conditions and each uk(t) has zero bound-





It can be seen that (6.10) provides a relationship between the exact solution, u(t),
and the initial approximation, uo(t), bymeans of the series of terms uk(t) providing:
1. the solution of (6.5) exists for all λ ∈ [0, 1]
2. the deformation derivative, u[k]o , exists for all k
3. the power series (6.9) converges at λ = 1.
It remains now to find each uk. This is accomplished by first defining the vector
uk−1 = [uo(t), u1(t), u2(t)...uk−1(t)] . (6.12)
Differentiating the zero-order deformation equation, (6.5), with respect to λ, setting
λ = 0, and dividing by k! gives











 0 when k <= 11 otherwise (6.15)
Equation (6.13) is known as the kth order deformation equation. According to (6.13)
every uk can be found with a recursion relation.
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As mentioned previously in Section 6.3, in order to apply HAM the user must
specify:
1. a set of basis functions
P = {en(t)|n = 0, 1, 2, 3...} (6.16)
2. an initial guess, uo(t), which satisfies the stated boundary conditions
3. an auxiliary linear operator, L
4. an auxiliary function, H(t)
5. an auxiliary convergence parameter z.
These functions and parameters cannot be chosen arbitrarily in that they must sat-
isfy three rules; namely, the rule of solution expression, the rule of coefficient ergodicity,
and the rule of solution existence.





which implies that uo(t) as well as all uk(t) are in the space spanned by P. Further-
more,Pmust be closed under the operatorsL,A, andH(t)Rk(uk−1). Consequently,
it follows immediately that the so-called special solution, u∗k(t), of the high-order
deformation equation, (6.13), must be given by




where an is a coefficient and L−1 is the inverse of the auxiliary linear operator.
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The rule of coefficient ergodicity requires that as n approaches infinity in (6.17),
all basis functions in P must appear in the final solution; that is, the final solution
expression should be complete with respect to the set P. The rule of coefficient
ergodicity along with the rule of solution expression insure that the auxiliary func-
tion,H(t), can be determined once the basis set, the initial guess, and the auxiliary
linear operator are chosen.
The rule of solution existence is perhaps the most important of the three rules
in that it specifies the means for determining values of the parameter z for which
the solution series (6.10) is convergent. It turns out that the Homotopy Analysis
Method generates a family of convergent series, one for each value of z within a
convergence range of values. Furthermore, the rate of convergence of the series de-
pends on the particular value ofzwithin this range. Typically, there is an optimum
value ofz for which the solution series (6.10) converges with the fewest number of
terms. As will be shown, the convergence range can be determined from so-called
z-curves. It should be emphasized that in addition to the value of z, the rate of
convergence is significantly influenced by the choices of basis set, initial guess, and
auxiliary linear operator.
6.5 Equation Transformation and Setup
Although the form of (6.1) is written such that it is recognizable to the semicon-
ductor community, it is useful to transform this equation to a form that is more
convenient for the application of the Homotopy Analysis Method. According to
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The exponential terms in (6.19) can be eliminated by creating the new variable, p ,




This variable is recognizable as the hole concentration in the silicon film. Equation
(6.19) can be rewritten in terms of p as



















subject to the boundary conditions
p′(0) = 0 (6.22)
p(0) = po (6.23)
where p′ and p′′ indicate the first and second derivatives with respect to x, respec-
tively. Equation (6.21) is further transformed by normalizing x with respect to the









leads to the normalized expression:

























subject to the boundary conditions
u′(0) = 0 (6.30)
u(0) = 1. (6.31)
It was determined empirically that the rate of convergence could be improved by
transforming (6.26) to the variable ζ = 1
u
which yields:
ζζ ′′ − (ζ ′)2 + αζ − βζ2 − γζ3 = 0 (6.32)
Furthermore, it is known that the solution p(x) appears to increase hyper-exponentially
with respect to x. This suggests that the transformation η = ey and ζ(y) = w(η)





− (w′)2 η2 + αw − βw2 − γw3 = 0. (6.33)
According to (6.24), y ∈ [0, 1]which implies η ∈ [1, e]. The final transformation shifts
the η axis back to zero by letting z = η − 1 and v(z) = w(η):
vv′′(z + 1)2 + vv′(z + 1)− (v′)2 (z + 1)2 + αv − βv2 − γv3 = 0 (6.34)
v′|z=0 = 0 (6.35)
v|z=0 = 1. (6.36)
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The variable v in (6.34) is related to the potential ψ by





= ψo + φt ln v (6.37)
where ψo = ψ(x = 0) and
x = xsi ln (z + 1) (6.38)
where z ∈ [0, e− 1].
6.6 Application of HAM
6.6.1 Basis Set
Several attempts were made to apply HAM to (6.26) and (6.32) using a variety of
basis sets including power series in y, exponential series in y, and even products of
polynomials and exponentials in y. Unfortunately, none of the solutions converged
even when the computations were carried out to order K >25. The reason for the
failure to converge was that the trial basis functions lacked sufficient power to ex-
press the observed hyper-exponential behavior of the variable p. It was realized











On the other hand, it can be seen from (6.33) that the basis (6.39) violates the rule
of solution expression since (6.33) contains terms like η and η2. However, a basis
set for (6.34) that both satisfies the rule of solution expression and includes the
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6.6.2 Linear Operator
According to HAM, the highest order of the auxiliary linear operator must be the
same as that of the nonlinear operator. The simplest auxiliary linear operator that
satisfies this condition is




Associated with this linear operator are two arbitrary constants, C1 and C2, which
are coefficients of the two “homogeneous” solutions of this operator:
L [C1 + C2z] = 0. (6.42)
It is important to realize that these homogeneous solutions must be added to the
special solutions u∗k(z), equation (6.18), for each order k.
6.6.3 Initial Guess
The initial guess must satisfy the boundary conditions (6.35) and (6.36) and must
be one of the basis functions given in (6.40). The simplest function that satisfies
these conditions is
vo = 1. (6.43)
This particular choice has the advantage that it reduces the computational complex-
ity in determining each vk, thereby making it possible to compute a higher order
series approximation.
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6.6.4 Auxiliary Function
In order to comply with the rules of ergodicity and solution expression, the auxil-
iary function must be of the form:
H(z) = e−z. (6.44)
This is true since no exponential terms appear in the nonlinear operator nor are
they introduced in the chosen auxiliary linear operator or the chosen initial guess.
6.7 Evaluation of Rk
According to (6.14), the quantity Rk(vk−1) is obtained by evaluating the (k − 1)th
partial derivative ofA [Φ(z;λ)] with respect to λ at λ = 0. From (6.34) it can be seen
that A [Φ(z;λ)] contains six terms, five of which are nonlinear in Φ. Application of
Liebnitz’s rule for derivatives of products to the five nonlinear terms and using the
definition (6.7) for vk(z) yields the following expressions where Qm is themth term















































































The kth order deformation (6.13) therefore can be rewritten as
∂2
∂z2






(z + 1)Q2 − (z + 1)2Q3
]
+ ze−z [αQ4 − βQ5 − γQ6] . (6.51)
6.8 Computation
Equation (6.51) can be processed either symbolically using computer algebra sys-
tems such as Mathematica or Maxima [88] or numerically using C or MATLAB .
In either case, computation is made more efficient if (6.51) is carried out in parallel









where the indexesM and N are also assumed to be functions of k. The coefficients
ckmn in (6.52) can be represented as a matrix Vk where the columns correspond to
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Similarly, the argument of the linear operator on the left hand side of (6.51) can be
represented by the matrixAk





and the right hand side of (6.51) can be represented by theRk





It is straightforward to show from (6.51) that the matrix Rk is equal to the sum of



















R4k = αH⊗Vk−1 (6.60)
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Vj ⊗Vr ⊗Vk−1−j−r. (6.62)
The matrix H = [δm0δn1], where δpq is the Kronecker delta function, corresponds
to the coefficient matrix of H(z) = e−z and the matrix F = [δm0δn0 + δm1δn0] corre-
sponds to the coefficient matrix of f(z) = 1 + z. The matricesV′j andV′′j represent





, respectively, and the symbol⊗ represents 2D













This operation is equivalent to replacing each column vector ckn inVk by the column
vector D1nckn, where the (M + 1)× (M + 1) matrix D1n is given by
D1n =

−n 1 0 . . . 0 0 0
0 −n 2 . . . 0 0 0
0 0 −n · · · 0 0 0
... ... ... · · · ... ... ...
0 0 0 · · · −n (M − 1) 0
0 0 0 · · · 0 −n M
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Similarly, the second derivative of vk can be represented by replacing each column
vector ckn by the column vector D2nckn, where D2n is given by
D2n =

n2 −2n 2 . . . 0 0 0
0 n2 −4n . . . 0 0 0
0 0 n2 · · · 0 0 0
... ... ... · · · ... ... ...
0 0 0 · · · n2 −2n(M − 1) M(M − 1)
0 0 0 · · · 0 n2 −2nM
0 0 0 · · · 0 0 n2

. (6.65)
Equation (6.51) can now be represented by the matrix equation
D2na
k
n = zrkn (6.66)
where akn and rkn are vectors corresponding to column n of the matrices Ak and
Rk, respectively. The elements of matrix Rk are known since Vk−1,Vk−2, etc., are
obtained recursively from the initial guess V0 = [δm0δn0]. Equation (6.66) can be





rkn n 6= 0 (6.67)
where (D2n)
−1 is the inverse of the matrix D2n. If n = 0, the inverse D20 can not be
found since the determinant of thismatrix is equal to zero. The reasonwhy |D2n| = 0
is that the first two columns ofD20 are zeros. This is a direct consequence of the fact
that C1 and C2 are homogeneous solutions of the linear operator L, as was noted in
(6.42). This difficulty can be overcome by solving for the coefficients âk0 = {akm0|m =
2, 3, ..M} in terms of the coefficients r̂k0 = {rkm0|m = 0, 1, 2, ...M−2} from thematrix
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where the matrix D̂20 is obtained fromD20 by eliminating the first two columns and





















22 . . . a
k
2N










and the solution matrix Vk is given by
Vk = Ak + χkVk−1. (6.70)
The constants C1 and C2 are determined from the boundary conditions (6.35) and










where bk0n can be obtained from the first row of the matrix obtained by applying the
first derivative matrix,D1n, to matrixVk given in (6.70).




as the user-defined functions and linear operator, respectively, for the HAM pro-
cess. It turns out that these choices lead to nearly triangularVk = [ckmn] matrices of
dimensionM ×N ≈ 2k×k. For the sake of computational convenience, allVk ma-
trices were zero-padded to yield square matrices of dimension (2K+1)× (2K+1),
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where K is the highest order to be computed. Matrices Rjk obtained as a result of
2-D convolutions ((6.57)-(6.62)) are re-sized to (2K + 1) × (2K + 1) following the
convolutions.
6.9 Series Convergence







This series is not convergent for all values of z. In general there is a limited range
of values for which convergence is realized. Liao’s convergence theorem [67] states
that as long as the series (6.73) is convergent, it must be a solution to the associated
nonlinear differential equation (6.51). This theorem implies that the family of func-
tions given in (6.73) must all yield the same exact solution for {z|z ∈ (z1,z2)}





(n = 1, 2, 3, ..) as a function of z,
one should observe a horizontal linez in this range. Figure 6.1 shows plots of three
derivatives of v(z,z) for z = zo = 0 for the 20th order approximation. It can be seen
from the figure that the boundaries for the region of convergence arez1 ≈ −1.4 and
z2 ≈ −0.6.
It should be emphasized that although (6.73) converges for {z|z ∈ (z1,z2)},
the rate of convergence depends critically on the value of z. Specifically, there is
a value z = zo for which the rate of convergence is optimum, that is, the series
convergences for the lowest value of K. Liao has found that zo can be determined




|A [v(z,z)]| dz (6.74)
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Figure 6.1: Plots of the second, fourth, and sixth derivatives of v evaluated at z = 0
as function of z. These derivatives were computed with α = 8.1035, β = 4.7667,
and γ = 1.473 ∗ 10−10 for K = 20. Note that v′′(0) and viv(0) also deviate from
hoziontal lines, but the deviation is outside the range of the z-axis.
124
CHAPTER 6. HOMOTOPY ANALYSIS METHOD



















Figure 6.2: Plot of ε(z) in the convergence region. The minimum value of this
function occurs at zo = −0.61. This curve was computed with α = 8.1035, β =
4.7667, and γ = 1.4733 ∗ 10−10 for K = 20.
with respect to z [89]. Since it is rather computationally expensive to calculate




|A [v(k/10,z)]| . (6.75)
The function ε(z) was computed for several values of z using (6.75) in the conver-
gence region and a plot of this function is shown in Figure 6.2 for ψo = −0.0137.
As can be seen from the figure, the minimum value of the function occurs at zo =
−0.61. Since ε(z) was computed using an approximate expression, the zo com-
puted was not exact. In addition, only K = 20 terms were used when computing
the best z for each different ψo. It turns out that for K = 20, different values of
ψo all produce similar values of z, but that is not always the case for K > 20. In
particular it was found that z = −0.4 converged faster for ψo = 0.5819 while for
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Figure 6.3: Plot of percent error in ψ(xsi) obtained using HAM compared to the
Runge-Kutta algorithm at ψxsi for different values of ψo. ψo = −0.0137 corresponds
to α = 8.1035, β = 4.7667,γ = 1.4738 ∗ 10−10 and z = −0.63. ψo = −0.0122
corresponds to α = 7.6268, β = 4.7667,γ = 1.5659 ∗ 10−10 and z = −0.63. ψo =
0.3473 corresponds to α = 7.150 ∗ 10−6, β = 4.7667,γ = 1.670 ∗ 10−4 and z = −0.63.
ψo = 0.5819 corresponds to α = 8.34 ∗ 10−10, β = 4.7667,γ = 1.4317 and z = −0.4.
other values of ψo, z = −0.63 seemed to converge the fastest.
The rate of convergence is also found to depend heavily on the values of α, β,
and γ. To illustrate this difference, the HAM solution was compared to the solu-
tion obtained by Mathematica’s NDSolve function using the Runge-Kutta method.
The percent error in ψ(xsi) (the value of potential at which the largest error was ob-
served) was plotted in Figure 6.3 as a function of order K for four different values
of ψo. The values of ψo were chosen to represent typical operating ranges of real
MOSFETs.
The value ψo = −0.0137 showed the slowest convergence rate with approxi-
mately 2.3 percent error for K = 45.
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6.10 Results
Figures 6.4 and 6.5 compare plots of ψ( x
xxsi
) computed using the HAM process
with the same function computed using NDSolve and the Runge-Kutta algorithm
in Mathematica. These curves were computed for four different initial values, ψo.
As can be seen, the HAM curves agree with the Runge-Kutta results over a wide
range of boundary values (which corresponds to awide range in the values ofα and
γ).
6.11 Conclusion
It has been shown that the application of the Homotopy Analysis Method can be
used to obtain extremely good analytical approximations to the solution of the com-
plete 1-D nonlinear Poisson-Boltzmann for semiconductor devices. To the author’s
knowledge, this is the first time that such an analytical solution approximation has
been obtained for this equation. HAM has the advantage that it can be extended to
a wide range of nonlinear electrostatic potential distribution problems that hereto-
fore have been difficult to solve analytically. In addition to solving for potential
distributions arising in standard semiconductor devices, HAM can also be used
to find approximate analytical solutions to more complicated forms of (6.1) which
include the influence of defects and trap states. In contrast to numerical methods
such as the Runge-Kutta algorithm, HAM provides an analytical function of posi-
tion that can be differentiated continuously with respect to x. This attribute is very
important when applying the solution function for semiconductor device models
where derivative action on the function is always required.
The order required for the HAM approximation to converge can be quite high.
Convergence requiring values of K in the range of 20 to 50, depending on the de-
gree on non-linearity, is not uncommon. Unfortunately, for a given order K, each
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coefficient inVk depends on all of the coefficients of allVk for k < K. If the compu-
tation is carried out symbolically, this results in an exponential growth in storage
requirements as K increases. For example, symbolic processing leads to 4 giga-
bytes of data for K as low as 13 for the problem presented in this paper. On the
other hand, if the computation is carried out numerically, extremely high preci-
sion must be used since truncation errors accumulate with each successive order
computed. This latter problem can be overcome by representing numbers as exact
rationals or multi-precision floating point numbers and avoiding the use of stan-
dard double precision floating point numbers. In addition, it is quite possible that
convergence for smaller values ofK might be possible for different choices of initial
guess, auxiliary linear operator, and auxiliary function. We have not exhausted all
of the possible ways of applying HAM.
In addition to increasing the rate of convergence, there is stillmuch fertile ground
to explore when applying HAM to semiconductor problems. The solution to the
potential distribution in other devices could be studied bymodifying (6.1) or chang-
ing the boundary conditions, as well as extending the current and future applica-
tions of HAM to semiconductor problems into two dimensions.
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Figure 6.4: Comparison of plots of ψ( x
xsi
) using the HAM process (lines) with plots
obtained using the Runge-Kutta algorithm (symbols). The solid curve is for α =
8.1035 and γ = 1.473844 ∗ 10−10. The dashed curve is for α = 7.6268 and γ =
1.5659 ∗ 10−10 These curves were both computed for the 45th order approximation
and with the same value of zo = −0.63. The value β = 4.7668 was used for both
cases.
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Figure 6.5: Comparison of ψ( x
xsi
) using the HAM process (line) with plots obtained
using the Runge-Kutta algorithm (symbol). The solid curve is forψo = 0.3473 corre-
sponding toα = 7.150∗10−6, β = 4.7667,γ = 1.670∗10−4 andz = −0.63. The dashed
line is for ψo = 0.5819 corresponding to α = 8.34 ∗ 10−10, β = 4.7667,γ = 1.4317 and




Aswith all engineering and scientific explorations, there is always more work to be
done. The adoption of the SiOG Technology by circuit design community will not
occur until accurate device models are readily available within commercial circuit
simulation environments. Therefore the ultimate goal of this project is to provide
the community with a compact model for circuit simulation. Development of the
complete compact model for circuit simulation has begun and is named SimDOG
( Simulation of Devices on Glass).
The work presented in this dissertation is a good start towards that goal, but
developing a useful compact model is not a trivial undertaking and requires the co-
operation of many people. The complete development of compact model includes
much more than just a set of equations which describe the device behavior and the
initial development of a Verilog-A model. The development of a quality compact
model, like any large software project, requires source code and revision control,
testing, documentation, release procedures, and ongoing enhancements andmain-
tenance.
A model is only as good as the values of the parameters used. Software must
be developed which can quickly and accurately extract the best value of the model
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parameters to match measured data. This software would ideally be included with
the public release of the compact model.
In addition to releasing the model, there is always room to improve the core
model equations. There are a number of known effects that have yet to be imple-
mented including self-heating, breakdown, and gate-induced drain leakage.
New mathematical techniques for solving differential equations are always be-
ing developed, some of which may greatly improve compact modeling efforts. The
application of new solution or approximation techniques to the fundamental semi-
conductor equations could lead to a more physical, accurate and or a more com-
putationally efficient model. Another area for improvement is the methods and
equations used for describing and or adding secondary effects to the core model
equations. These equations can always be improved, yielding more accurate solu-
tions with easier parameter extraction.
Although challenges still remain, the development of accurate process, device,
and circuit models of technologies in the semiconductor industry has been shown
to be indispensable in its evolution. These models not only simply our understand-
ing of this microscopic world today but suggest what can be tomorrow. Likewise,
the acceptance of SiOG as a viable technologywill also depend on the development
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module PACC( source, drain, gate );
inout source, drain, gate;
electrical source, drain, gate;
//Physical Constants
parameter real W = 4e-4;
parameter real L = 4e-4;
parameter real Vfb = 1.327;
//RDS
parameter real rmin=1000e9;
parameter real Eox = 3.45E-13;
parameter real Xox = 500E-8;
parameter real PhiT = ( 300 * 8.617343E-5 );
parameter real Na = 2E15;
parameter real q = 1.602E-19;
parameter real Xsi = 2000E-8;
parameter real Es = 1.04E-12;
//Extracted Parameters
parameter real C1 = 3.87235E-8;
parameter real c = 9.41262E14;
parameter real d = 3.80034E23;
parameter real f = 1.82246E-8;
//CLM Parameters
parameter real Pvfbt = 2;
parameter real Pvfba = 10;
parameter real OSvd = 2;
parameter real LAMBDA_ACC = 0.24;
parameter real LAMBDA_DEC = 0.005;
//Effective Vg Parameters
parameter real n = 3.353;
parameter real OSvg = -0.03;
parameter real Pvg = 1.6222;
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//Mobility
parameter real mu = 124;
parameter real Eo = 2.2e6;
parameter real v = 1.2;
parameter real Vz = 0.2;
//Variables
real Qf; //Fixed Charge













































//This function provides an initial guess for the charge in the device
analog function real QAGUESS;
input Vch, Vg, Qf, Cox;













// y is the value inside the exponential inside the LambertW function
y = ( ( Qf / ( Cox * PhiT ) ) +
( ( tempvch ) / PhiT ) - ( ( Vg ) / PhiT ) );
//If y is small use rational approximation to the LambertW function
if (y < 6) begin
x= C1 * exp(y) / ( Cox * PhiT );
temp1 = ( x + ( (228.0/85.0) * pow( x, 2.0 ) ) +
( (451.0/340.0) * pow( x, 3.0 ) ) );
overflowControl = log( temp1 ); //Because the variable is an integer, this will take on
//the value of the power to which temp 1 is raised to within 1
//(the decimal representing the exact value is rounded off)
//This is used to avoid overflow
//This is done to avoid overflow
temp1 = ( temp1 / pow( 10, overflowControl ) );
temp2 = ( 1.0 + ( (313.0/85.0) * x ) +
( (1193.0/340.0) * pow( x, 2.0 ) ) +
( (133.0/204.0) * pow( x, 3.0 ) ) );
//This is done to avoid overflow
temp2 = ( temp2 / pow( 10, overflowControl ) );
//If y is large use an asymptotic series from Wolfram.com
end else begin
L1 = y + ln(C1) - ln (Cox * PhiT);
L2 = ln(L1);







//Function running Newton’s Method on the approximate value of Qh to
//more accurately approximate it
analog function real QhNewtonIteration;
input Qh, Vch, Vg, Cox, R, Qf;













temp = c*Qh + d*pow(Qh,2.0) + R*pow(Qh,3.0);
temp2 = ( Na * ( f + Qh ));
temp3 = temp / temp2;
if (temp3 < pow(10,-37)) begin
temp3 = pow(10,-37);
end
fx = ( Vg - Vch + PhiT * ( ln( temp3 ) ) + ( ( Qh - Qf ) / Cox ) );
dfx = ( 1 / Cox ) + ( PhiT / Qh ) * ( (f / ( f + Qh )) + (Qh*(d + 2 * Qh * R))/(c+(Qh*(d+Qh*R))));




//The beginning of the actual program
analog begin
//Calculate Parameters
Qf = ( q * Na * Xsi );
Cox = ( Eox / Xox );
C2 = ( 2 * q * Es * PhiT * Na );
R = ( 1 / ( C2 / Na ) );
R = 1.05e32;
//If Vds>0 swap the source and drain
swap = 0 ;
Vds = V(drain) - V(source);
Vgs = (V(gate) - V(source)) ;
Vgd = (V(gate) - V(drain)) ;
if ( Vds >= 0 ) begin
swap=1;
Vds = -1*Vds;
Vgs = (V(gate) - V(drain));
Vgd = (V(gate) - V(source)) ;
end
//Calculate Effective Gate Voltage
Vgs = Vgs + Vfb;
VGEFF_temp = Vgs * (1 + tanh(-1 * ( Vgs + OSvg ) * Pvg )) / 2 +
( Vgs / n ) * (1 + tanh(1 * ( Vgs + OSvg ) * Pvg )) / 2;
//Calculate CLM+DIBL Parameters
DELVFBA = ((Vds-VGEFF_temp) * LAMBDA_ACC / ( L * pow(10,4) )) *
(tanh(-1*(Vds-VGEFF_temp)*Pvfba)+1)/2;
DELVFBD = Vds * LAMBDA_DEC;
DELVFBT = DELVFBA * ( -1 * Pvfbt * (VGEFF_temp + OSvd) /
sqrt ( 1 + pow ( Pvfbt * VGEFF_temp + Pvfbt * OSvd ,2)) +1 ) /2
+ DELVFBD * ( Pvfbt * (VGEFF_temp + OSvd) /
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sqrt ( 1 + pow ( Pvfbt * VGEFF_temp + Pvfbt * OSvd ,2)) +1 ) /2 ;
VGEFF = VGEFF_temp+DELVFBT;
// Value being input into the Lambert W Function approximation to find a
// starting value to run Newton’s Method to approximate Qh for Vch = 0.
QASSLambertWApprox = QAGUESS( 0.0, ( VGEFF ), Qf, Cox );
QASSApprox = ( QASSLambertWApprox * Cox * PhiT );
if (QASSApprox < pow(10,-35)) begin
QASSApprox = pow(10,-35);
end
//Repeating the above process for Vch = Vds
QALambertWApprox = QAGUESS( Vds, ( VGEFF ), Qf, Cox );
QAApprox = ( QALambertWApprox * Cox * PhiT );
//Using iteration of Newton’s Method to approximate Qh(source) and Qh(drain) more accurately
repeat (3) begin
QASSApprox = QhNewtonIteration( QASSApprox, 0.0, ( VGEFF ), Cox, R, Qf );





SQQAS = pow(QAS, 2);
SQQAD = pow(QAD ,2);
CUQAS = pow(QAS,3);
CUQAD = pow(QAD,3);
Qgate_num = 2 * L * ( SQQAD + QAD*QAS + SQQAS + 3 * Cox * PhiT * (QAD+QAS))*W;
Qgate_den = 3 * ( 4 * Cox * PhiT + QAD + QAS);
Qgate = Qgate_num / Qgate_den;
Qdrain_num = ( L * ( 6 * CUQAD + 12 * SQQAD * QAS + 8 * QAD * SQQAS + 4 * CUQAS
+ 40 * pow (Cox * PhiT,2) * ( 2 * QAD + QAS) + 5 * Cox * PhiT *
( 9 * SQQAD + 10 * QAD * QAS + 5 * SQQAS )) * W );
Qdrain_den = (15 * pow((4 * Cox * PhiT + QAD + QAS ),2) );
Qdrain = Qdrain_num / Qdrain_den;
Qsource = Qgate - Qdrain;
//Mobility Reduction
EFF = ( abs (VGEFF) / (6 * Xox ) ) + ( abs ( VGEFF - Vz ) / (3 * Xox ) );




+f*PhiT*ln(f+QAS)-((d*PhiT)/(2*R))*ln (c + QAS * (d + QAS*R));
tempCurr2 = 2*PhiT*QAD+SQQAD/(2*Cox)-(PhiT/R)*tempsqrt*atan((d+2*QAD*R)/tempsqrt)
+f*PhiT*ln(f+QAD)-((d*PhiT)/(2*R))*ln (c + QAD * (d + QAD*R));
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curr = ( W / L ) * mur * ( tempCurr2 - tempCurr1 );
if (swap == 0 ) begin
I( drain, source ) <+ curr+ V(drain,source)/rmin;
end else begin





I( drain, gate ) <+ ddt(Qdrain) + 10e-9*Cox*ddt(V(drain,gate)) ;
I( source, gate ) <+ ddt(Qsource) + 10e-9*Cox*ddt(V(source,gate)) ;
I( drain, source ) <+ 1e-21*ddt(V(drain,source));
end
endmodule
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